TLK100_11 Datasheet, PDF (62/88 Pages) Texas Instruments – Industrial Temp, Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

TLK100
SLLS931B – AUGUST 2009 – REVISED DECEMBER 2009
www.ti.com
8.5.5 TDR Pattern Amplitude Register (TDRPAR)
This register allows to program the pattern used to generate the TDR pulses. Bits 4:0 of this register give
the amplitude of the TDR pulse. A value of 0x8 maps to an amplitude of 1V. For values from 0x8 to 0xF
the amplitude is saturated to 1V. The TDR pattern is 16 symbols long. So, sixteen consecutive writes to
this register are required. The value of these bits for each write determines the amplitude for that symbol.
Each symbol is 8ns wide. For this register to function, the bits 15,14 of TDRSMR register (0x0080) should
be set to ‘1’
Table 8-34. TDR Pattern Amplitude Register (TDRPAR), address 0x0090
BIT
NAME
15:5 Reserved
4:0 tdr_pattern_din_config
DEFAULT
0,RO
0,RW
FUNCTION
Ignore on read
Configure TDR Transmit Pattern.
8.5.6 TDR Manual Pulse Register (TDRMPR)
This register allows to program a manual TDR pulse. When bit 1 of this register is set then the pattern
programmed in the TDRPAR register is put on the TD line. If the TDRPAR register is not programmed
then a default TDR pulse is put on the TD line. It is NOT used for TDR measurements.
Table 8-35. TDR Manual Pulse Register (TDRMPR), address 0x0094
BIT
NAME
15:2 Reserved
1
tdr_tx_start
0
Reserved
DEFAULT
0,RO
0,RW
0x0,RW
FUNCTION
Ignore on read
1 = Start TDR pattern transmission
0 = Do not start TDR pattern transmission
Reserved
8.5.7 TDR Channel Silence Register (TDRCSR)
This register allows programming of the TDR channel silence timers.
Table 8-36. TDR Channel Silence Register (TDRCSR), address 0x0C00
BIT
15:14
13:12
NAME
Reserved
cfg_link_down_timer
11:10 cfg_post_silence_time
9:8 cfg_pre_silence_time
7:0 cfg_silence_th
DEFAULT
0,RO
0x2,RW
0x1,RW
0x1,RW
0xC8,RW
FUNCTION
Ignore on read
Hold time, to make sure the link failed:
0x0 – no hold time.
0x1 – 500ms hold time.
0x2 – 1s hold time.
0x3 – 2s hold time.
The needed silence time after the TDR test:
0x0 – no silence needed.
0x1 – 10ms of silence.
0x2 – 100ms of silence.
0x3 – 1s of silence.
The needed silence time before the TDR test:
0x0 – no silence needed.
0x1 – 10ms of silence.
0x2 – 100ms of silence.
0x3 – 1s of silence.
Energy calculator threshold value, to break silence.
62
Register Block
Submit Documentation Feedback
Product Folder Link(s): TLK100
Copyright © 2009, Texas Instruments Incorporated