English
Language : 

TLK100_11 Datasheet, PDF (66/88 Pages) Texas Instruments – Industrial Temp, Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver
TLK100
SLLS931B – AUGUST 2009 – REVISED DECEMBER 2009
8.5.19 TDR Pattern Control Register 2 (TDRLCR2)
This register allows configuring the gear threshold values for the TDR test.
Table 8-48. TDR Pattern Control Register 2 (TDRLCR2), address 0x0C0C
BIT
NAME
15:9 Reserved
8:4 cfg_ptrn_gear_tout
3:0 Reserved
DEFAULT
0,RO
0x14,RW
0x8,RO
FUNCTION
Ignore on read
Thresholds gear shifts distance in samples
Ignore on read
www.ti.com
8.5.20 DSA Configuration Register 1 (DSACR1)
This register allows use of the smoothing filter during the DSA tests.
Table 8-49. DSA Configuration Register 1 (DSACR1), address 0x0C26
BIT
NAME
15:7 Reserved
6
cfg_dsa_smooth_filt_byps
5:0 Reserved
DEFAULT
0x180,RO
0x1,RW
0x04,RO
FUNCTION
Ignore on read
0 = Disable DSA engine smooth filter bypass
1 = Enable DSA engine smooth filter bypass
Ignore on read
8.5.21 DSA Configuration Register 2 (DSACR2)
This register allows configuration of the DSA taps are used for the DSA tests. We specify the first and last
taps in use and the DSA uses all the taps between them.
Table 8-50. DSA Configuration Register 2 (DSACR2), address 0x0C27
BIT
NAME
15:8 cfg_dsa_en_last_coeff_num
7:0 cfg_dsa_en_first_coeff_num
DEFAULT
0x1E,RW
0x0,RW
FUNCTION
Last coefficient number used by the DSA engine
First coefficient number used by the DSA engine
8.5.22 DSA Start Frequency (DSASFR)
This register allows configuration of the starting frequency for the spectrum analysis of the DSA engine. It
represents 1.9 kHz resolution in the frequency domain.
Table 8-51. DSA Start Frequency (DSASFR), address 0x0C28
BIT
NAME
15:0 cfg_start_freq
DEFAULT
0x0,RW
Starting frequency for the DSA
FUNCTION
8.5.23 DSA Frequency Control (DSAFCR)
This register defines the average factor we will use in the DSA. In addition it defines the frequency step for
the DSA. The field represents resolution of 119.2 Hz.
Table 8-52. DSA Frequency Control (DSAFCR), address 0x0C29
BIT
15:12
11
10:0
NAME
cfg_dsa_average
Reserved
cfg_dsa_inc_factor
DEFAULT
0xA,RW
0x0,RO
0x400,RW
FUNCTION
Averaging factor for DSA engine – 2X cycles
Reserved
DSA Frequency increment factor (frequency step)
66
Register Block
Submit Documentation Feedback
Product Folder Link(s): TLK100
Copyright © 2009, Texas Instruments Incorporated