English
Language : 

HD66781 Datasheet, PDF (92/196 Pages) Renesas Technology Corp – 720-channel Source Driver for a-Si TFT/Low Temperature Poly-Si TFT Panels with 262,144-color display RAM
HD66781
Preliminary
Base image display control instructions
Number of Line (R400h)
Base image display position (R401h)
Base picture RAM Address (R402h)
Base picture RAM Address (R403h)
Vertical scroll Control (R404h)
Base image expansion area/start line address (R405h)
Base image expansion area/end line address (R406h)
R400
R401
R402
R403
R404
R405
R406
R /W RS
W1
W1
W1
W1
W1
W1
W1
IB15 IB14 IB13 IB12 IB11 IB10 IB9 IB8 IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0
NL1 NL1 NL1 NL1 NL1 NL1
0 0 0 0 0 0 0 0 0 0 [5] [4] [3] [2] [1] [0]
0 0 0 0 0 0 0 0 0 0 0 0 0 0 VLE REV
0
0
0
0
0
0
0
BSA BSA BSA BSA BSA BSA BSA BSA BSA
[8] [7] [6] [5] [4] [3] [2] [1] [0]
0
0
0
0
0
0
0
BEA BEA BEA BEA BEA BEA BEA BEA BEA
[8] [7] [6] [5] [4] [3] [2] [1] [0]
0
0
0
0
0
0
0
VL VL VL VL VL VL VL VL VL
[8] [7] [6] [5] [4] [3] [2] [1] [0]
0 0 0 0 0 0 0 ESA ESA ESA ESA ESA ESA ESA ESA ESA
[8] [7] [6] [5] [4] [3] [2] [1] [0]
0
0
0
0
0
0
0
EEA EEA EEA EEA EEA EEA EEA EEA EEA
[8] [7] [6] [5] [4] [3] [2] [1] [0]
Base image control instructions
NL0[5:0]: Set the number of liquid crystal drive raster-rows. The number of raster-rows can be set to 8
multiples. The GRAM address mapping is made irrespective of the value set for the number of raster-rows
to drive liquid crystal. The value should be set equal to or more than to drive the number of raster-rows
required for the panel size.
REV: When REV = 1, a reverse display is shown within the display area. The grayscale level inversion
enables to use same data to display on both normally white and normally black panels. The REV setting is
effective for both OSD and base image areas.
The source outputs during front and back porches and a blank period during partial display mode depend on
the setting of PTS bits.
Table 50
REV0
GRAM data
Source output level in display area
Positive polarity
Negative polarity
18’h00000
V63
V0
0
:
:
:
18’h3FFFF
V0
V63
18’h00000
V0
V63
1
:
:
:
18’h3FFFF
V63
V0
Note 1) The source outputs during front and back porches and a blank period during partial display mode
depend on the setting of PTS bits.
Rev.0.5, July.31.2003, page 92 of 196