CP3BT10 Datasheet, PDF (64/210 Pages) National Semiconductor (TI) – Reprogrammable Connectivity Processor with Bluetooth and USB Interfaces

14.0 Input/Output Ports
Each device has up to 40 software-configurable I/O pins, or-
ganized into five 8-bit ports. The ports are named Port B,
Port C, Port G, Port H, and Port I.
In addition to their general-purpose I/O capability, the I/O
pins of Ports G, H, and I have alternate functions for use
with on-chip peripheral modules such as the UART or the
Multi-Input Wake-Up module. The alternate functions of all
I/O pins are shown in Table 2.
Different pins within the same port can be individually con-
figured to operate in different modes.
Figure 11 is a diagram showing the I/O port pin logic. The
register bits, multiplexers, and buffers allow the port pin to
be configured into the various operating modes.The output
buffer is a TRI-STATE buffer with weak pull-up capability.
The weak pull-up, if used, prevents the port pin from going
to an undefined state when it operates as an input.
Ports B and C are used as the 16-bit data bus when an ex-
ternal bus is enabled (100-pin devices only). This alternate
function is selected by enabling the DEV or ERE operating
environments, not by programming the port registers.
The I/O pin characteristics are fully programmable. Each pin
can be configured to operate as a TRI-STATE output, push-
pull output, weak pull-up input, or high-impedance input.
To reduce power consumption, input buffers configured for
general-purpose I/O are only enabled when they are read.
When configured for an alternate function, the input buffers
are enabled continuously. To minimize power consumption,
input signals to enabled buffers must be held within 0.2 volts
of the VCC or GND voltage.
The electrical characteristics and drive capabilities of the in-
put and output buffers are described in Section 27.0.
PxALTS Register
PxALT Register
PxWKPU Register
Alt. A Device Direction
Alt. B Device Direction
PxDIR Register
Alt. A Device Data Outout
Alt. B Device Data Outout
PxDOUT Register
DQ
DQ
DQ
DQ
DQ
VCC
Weak Pull-Up Enable
Output Enable
Pin
Data Out
Alt. A Data Input
PxDIN Register
Alt. B Data Input
Data In Read Strobe
Data In
1
Analog Input
DS190
Figure 11. I/O Port Pin Logic
14.1 PORT REGISTERS
Each port has an associated set of memory-mapped regis-
ters used for controlling the port and for holding the port da-
ta:
„ PxALT: Port alternate function register
„ PxALTS: Port alternate function select register
„ PxDIR: Port direction register
„ PxDIN: Port data input register
„ PxDOUT: Port data output register
„ PxWPU: Port weak pull-up register
„ PxHDRV: Port high drive strength register
www.national.com
64