English
Language : 

S6J3200 Datasheet, PDF (14/179 Pages) Cypress Semiconductor – 32-bit Microcontroller Traveo꽬 Family
S6J3200 Series
Feature
Standby Mode
PLL / SSCG PLL
External Interrupts
NMI
Memory Protection
Peripheral Protection
Internal Memories
System RAM
Internal Memories
TCRAM
Internal Memories
Backup RAM
Internal Memories
VRAM
Description
See the platform manual in detail.
Standby mode with 5V single power supply is available.
Turning off the 3.3V supply and the external 1.2V supply in standby mode is available.
The long term pulse of the indicator PWM can be outputted during RTC Standby mode.
See the platform manual in detail.
Use case assumption is following.
− PLL
 Sound system clock
 Sound frequency master clock
 Peripherals
 Display clock
 Trace clock
− SSCG
 CPU core
 GDC core
 HyperBus
 DDR-HSSPI
Down spread mode is only supported and available.
See the platform manual in detail.
See the platform manual in detail.
1 NMI pin.
MPU16 AHB: See the platform manual in detail.
MPU for AXI: ch.0 (Supervise Ethernet)
MPU for AHB: ch.1 (Supervise Media LB)
Additional MPU for Graphic sub system, MediaLB and Ethernet AVB. They are described on the
chapter of MPU for AHB and MPU for AXI.
To configure Lock or Unlock for both MPUXn_UNLOCK and MPUHn_UNLOCK,
− Lock: 0x112ABB56
− Unlock: 0xACCABB56
See the platform manual in detail.
Protected peripherals are described in the base address map.
See the platform manual in detail.
1 wait cycle is necessary for RAM read at over 160MHz.
No need to insert wait cycles for RAM write.
See the platform manual in detail.
16KBytes
Backup RAM can only be operated in RUN mode (normal operation mode). In other mode the
memory content should be retained, but it cannot be operated. SLEEP control for Buckup RAM is
not supported and cannot be used.
ECC region is shared with user region.
Memory size available for user program become less when ECC is enabled.
User can define ECC enabled area and ECC disabled area.
Single error correction, double error detection (SECDED) ECC support per 32-bit word.
Document Number: 002-05682 Rev.*A
Page 14 of 179