English
Language : 

AK4558EN Datasheet, PDF (49/94 Pages) Asahi Kasei Microsystems – 108dB 216kHz 32Bit CODEC with PLL
[AK4558]
■ Audio Interface Format
Eight types of data formats are available and selected by setting the DIF2-0 bits (Table 23). In all modes,
the serial data is MSB first, 2’s complement format. Audio interface formats can be used in both master
and slave modes. LRCK and BICK are output from the AK4558 in master mode, but must be input to the
AK4558 in slave mode. The SDTO is clocked out on the falling edge (“”) of BICK and the SDTI is latched
on the rising edge (“”) of BICK.
Mode
0
1
2
3
CKS3-2
pins
00
01
10
TDM1
bit
0
0
0
0
TDM0
bit
0
0
0
0
DIF2
bit
0
0
0
0
DIF1
bit
0
0
1
1
DIF0
bit
0
1
0
1
SDTO
SDTI
(ADC)
(DAC)
24bit MSB
justified
(Note 41)
16bit LSB
justified
24bit MSB
justified
(Note 41)
20bit LSB
justified
24bit MSB 24bit MSB
justified
justified
16bit I2S Compatible
24bit I2S Compatible
BICK
≥32fs
≥40fs
≥48fs
32fs
≥48fs
Figure
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
4
5
6
7
8
11
9
11
10 11
0
0
1
0
0
24bit MSB 24bit LSB
justified
justified
≥48fs Figure 22
0
0
1
0
1
32bit MSB 32bit LSB
justified
justified
≥64fs Figure 23
0
0
1
1
0
32bit MSB
justified
32bit MSB
justified
≥64fs Figure 24
0
0
1
1
1
32bit I2S Compatible
≥64fs Figure 25
0
0
0
0
0
24bit MSB
justified
(Note 41)
16bit LSB
justified
≥32fs Figure 17
0
0
0
0
1
24bit MSB 20bit LSB
justified
justified
≥40fs Figure 18
0
0
0
1
0
24bit MSB
justified
24bit MSB
justified
≥48fs Figure 19
11
11
0
0
0
1
1
16bit I2S Compatible
24bit I2S Compatible
32fs Figure 20
≥48fs Figure 21
12 11
0
0
1
0
1
24bit MSB 32bit LSB
justified
justified
≥64fs Figure 22
13 11
0
0
1
0
1
32bit MSB 32bit LSB
justified
justified
≥64fs Figure 23
14 11
15 11
0
0
1
1
0
32bit MSB
justified
32bit MSB
justified
≥64fs Figure 24
0
0
1
1
1
32bit I2S Compatible
≥64fs Figure 25
Table 23. Audio Interface Format (Stereo Mode) (N/A: Not available)
Note 40. Longer BICK than selected bit-length should be input each channel.
Note 41. When BICK is under 48fs, the output bit-length of the SDTO pin is limited by the number of BICK
in half cycle of LRCK.
015004500-E-02
- 49 -
2015/09