English
Language : 

AK4558EN Datasheet, PDF (11/94 Pages) Asahi Kasei Microsystems – 108dB 216kHz 32Bit CODEC with PLL
[AK4558]
8. Analog Characteristics
(Ta=25C; AVDD= TVDD=3.3V; VSS1=VSS2=0V; EXT Slave Mode; fs=48kHz, 96kHz, 192kHz; Signal
Frequency=1kHz; BICK=64fs; Data=32bit, Measurement frequency=20Hz  20kHz at fs=48kHz, 20Hz 
40kHz at fs=96kHz, 20Hz  40kHz at fs=192kHz; unless otherwise specified)
Parameter
Min.
Typ.
Max.
Unit
ADC Analog Input Characteristics:
Resolution
-
-
32
bit
Input Voltage
(Note 7)
2.38
2.64
2.90
Vpp
S/(N+D)
fs=48kHz
1dBFS
82
92
-
dB
BW=20kHz 60dBFS
-
43
-
dB
fs=96kHz
1dBFS
81
91
-
dB
BW=40kHz 60dBFS
-
40
-
dB
fs=192kHz 1dBFS
-
91
-
dB
BW=40kHz 60dBFS
-
40
-
dB
DR
(60dBFS with A-weighted)
100
108
-
dB
S/N
(A-weighted)
100
108
-
dB
Input Resistance
7
10
-
k
Interchannel Isolation
Interchannel Gain Mismatch
90
110
-
dB
-
0
0.5
dB
Gain Drift
-
100
-
ppm/C
Power Supply Rejection
(Note 11)
-
50
-
dB
DAC Analog Output Characteristics:
Resolution
-
-
32
bit
Output Voltage
(Note 8) 2.26
2.51
2.76
Vpp
S/(N+D)
fs=48kHz
0dBFS
90
100
-
dB
BW=20kHz 60dBFS
-
45
fs=96kHz
0dBFS
88
98
-
dB
-
dB
BW=40kHz 60dBFS
-
42
-
dB
fs=192kHz 0dBFS
-
98
BW=40kHz 60dBFS
-
42
DR
(60dBFS with A-weighted)
100
108
S/N
(A-weighted)
100
108
Load Capacitance
(Note 9)
-
-
Load Resistance
(Note 10)
5
-
Interchannel Isolation
90
107
Interchannel Gain Mismatch
-
0
Gain Drift
-
100
-
dB
-
dB
-
dB
-
dB
30
pF
-
k
-
dB
0.5
dB
-
ppm/C
Power Supply Rejection
(Note 11)
-
50
-
dB
Note 7. This value is the full scale (0dB) of the input voltage. Input voltage is proportional to AVDD
voltage. Vin = 0.8 x AVDD (Vpp).
Note 8. This value is the full scale (0dB) of the output voltage. Output voltage is proportional to AVDD
voltage. Vout = 0.76 x AVDD (Vpp).
Note 9. When LOUT/ROUT drives some capacitive load, a 220 resistor should be added in series
between LOUT/ROUT and capacitive load. In this case, LOUT/ROUT pins can drive a capacitor
of 400pF.
Note 10. For AC-load
Note 11. VCOM pin is connected to VSS1 pin with 1µF±50% capacitor in series.
When LDOE pin = “L”, PSR is applied to AVDD, VDD18 and TVDD with 1kHz, 50mVpp.
When LDOE pin = “H”, PSR is applied to AVDD and TVDD with 1kHz, 50mVpp.
015004500-E-02
- 11 -
2015/09