|
AK4558EN Datasheet, PDF (26/94 Pages) Asahi Kasei Microsystems – 108dB 216kHz 32Bit CODEC with PLL | |||
|
◁ |
[AK4558]
Parameter
Symbol Min.
Audio Interface Timing (Slave mode)
Stereo mode (TDM1-0 bits = â00â)
TDM256 mode (Normal Speed Mode
(TDM1-0 bits = â1Xâ)
(Note 23)
BICK Period
tBCK
1/256fsn
BICK Pulse Width Low
tBCKL
33
Pulse Width High
LRCK Edge to BICK âïâ
BICK âïâ to LRCK Edge
SDTO Setup time BICK âïâ
SDTO Hold time BICK âïâ
SDTI/TDMI Hold Time
SDTI/TDMI Setup Time
(Note 27)
(Note 27)
tBCKH
33
tLRB
23
tBLR
23
tBSS
5
tBSH
5
tSDH
5
tSDS
5
TDM256 mode (Double Speed Mode)
(TDM1-0 bits = â1Xâ)
BICK Period
(Note 24)
tBCK
1/256fsd
BICK Pulse Width Low
tBCKL
14
Pulse Width High
tBCKH
14
LRCK Edge to BICK âïâ
(Note 27)
tLRB
14
BICK âïâ to LRCK Edge
(Note 27)
tBLR
14
SDTO Setup time BICK âïâ
tBSS
5
SDTO Hold time BICK âïâ
SDTI/TDMI Hold Time
SDTI/TDMI Setup Time
tBSH
5
tSDH
5
tSDS
5
TDM128 mode (Quad Speed Mode)
(TDM1-0 bits = â01â)
(Note 25)
BICK Period
tBCK
1/128fsq
BICK Pulse Width Low
Pulse Width High
tBCKL
14
tBCKH
14
LRCK Edge to BICK âïâ
(Note 27)
tLRB
14
BICK âïâ to LRCK Edge
(Note 27)
tBLR
14
SDTO Setup time BICK âïâ
tBSS
5
SDTO Hold time BICK âïâ
SDTI/TDMI Hold Time
SDTI/TDMI Setup Time
tBSH
5
tSDH
5
tSDS
5
Note 27. BICK rising edge must not occur at the same time as LRCK edge.
Typ.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max. Unit
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
-
ns
015004500-E-02
- 26 -
2015/09
|
▷ |