DS566 Datasheet, PDF (24/38 Pages) Xilinx, Inc – PLBV46 Master

PLBV46 Master (v1.00a)
Table 2: PLBV46 Master Design Parameters
Feature/Description
Parameter Name
Allowable Values
Default
Values
VHDL
Type
Trigger Threshold for the
number of entries in the Read
FIFO needed to cause a
Local Link transfer to be
initiated.
C_RDFIFO_LLTRANS_T
HRES
1 to 16384
Cannot not exceed
C_RDFIFO_DEPTH
value.
8
Integer
LocalLink REM Properties
Set the bit width of the
LocalLink REM bus in the
Master LocalLink interfaces.
C_REM_WIDTH
1 to 16
For encoded REM use
log2(C_MPLB_NATIV
E_DWIDTH/8)
4
For Mask REM, use
(PLB_DWIDTH/8)
Integer
Specifies the type of
representation of the values
presented on the REM bus.
C_REM_CODING
1, 2
1 = Encoded REM
2= mask REM
2
Integer
Specifies the assertion
polarity of the LocalLink REM C_REM_POLARITY
transfer qualifiers.
0 = Active Low
1 = Active High
0
Integer
PLBV46 Interface Properties
Width of the PLB Address
Bus
C_MPLB_AWIDTH
32
32 ⁽¹⁾
integer
Width of the PLB Data Bus C_MPLB_DWIDTH
32, 64, 128
Must be greater than or
equal to
128
C_MPLB_NATIVE_D
WIDTH.
integer
Specifies the Master’s
internal Data Bus Width (bits)
C_MPLB_NATIVE_DWID
TH
32.64,128
64
integer
Specifies the Smallest Slave
on the PLB that the Master C_SMALLEST_SLAVE
will encounter
32.64,128
32
integer
Allows the User to override
0,1
the automatic inclusion of
Conversion Cycles and Burst
Length Expansion
C_INHIBIT_CC_BLE_IN
CLUSION
0 = Allow Automatic
Inclusion
1 = Inhibit CC and BLE
0
functionality
Inclusion
integer
Target Device Family Properties
Xilinx FPGA Family
C_FAMILY
See C_FAMILY parameter values.
string
Note:
1. These parameters should not be changed from the default value.
2. The Master design incorporates additional logic on the Read side of the LocalLink Async FIFOs such that one
extra data value is available. Thus the reported read count value can indicate a value that is one more than
expected based on the parameterized depth of the FIFO. (i.e. An async FIFO of depth 511 can have a read
count value of 512 when the FIFO is filled to capacity.
24
www.xilinx.com
DS566 April 24, 2009
Product Specification