DS566 Datasheet, PDF (2/38 Pages) Xilinx, Inc – PLBV46 Master

PLBV46 Master (v1.00a)
Functional Description
The PLBV46 Master with LocalLink is a VHDL design targeting high data rate applications needing a
PLB Master interface. It incorporates features that are designed to meet the needs of the DMA/Scatter
Gather function. The design incorporates three major interface groups; the Request Controller, the Read
Controller, and the Write Controller. The block diagram of the PLBV46 Master design is shown in
Figure 1. The following is a list of high level features of the design:
• Provide a design with high data transfer rate potential.
- Parameterized Native Data Width of 32, 64, and 128 bits.
- Leverage the PLB Split Bus Architecture which provides the capability to perform simultaneous
Read and Write PLB data phases.
- Support Single Data Beat and Fixed Length Burst protocol.
- Incorporates the Xilinx LocalLink interface protocol for the data transfer mechanism between the
Master and the User IP Client. This protocol was developed for high bandwidth interfaces
between Xilinx networking IP.
- The Master’s Architecture is such that it can be used in conjunction with a separate PLB Slave
IPIF to provide a Master/Slave solution or separately as a stand alone PLB Master only interface.
· No interdependencies between the PLB IPIF Slave Attachment and the PLB Master functions.
• Incorporates three selectable FIFO implementations for the Read and Write FIFOs in the LocalLink
interfaces.
- Synchronous SRL based FIFO (uses SRL16 primitives instead of BRAM).
- Synchronous Core Genator system FIFO using BRAM.
- Asynchronous Core Generator system FIFO using BRAM.
• Enhanced unaligned transfer support
- Both the Read and Write Controllers of the Master have added functionality for automatically
processing burst transfers that may start and/or end on non-native width aligned address
boundaries.
• Support for transfers with narrower Slaves
- Conversion Cycle logic included for Single Data beat completions with narrow Slaves.
- Burst Length Expansion for supporting fixed length burst completions with narrower Slaves.
2
www.xilinx.com
DS566 April 24, 2009
Product Specification