English
Language : 

DS566 Datasheet, PDF (14/38 Pages) Xilinx, Inc – PLBV46 Master
PLBV46 Master (v1.00a)
Table 1: PLBV46 Master I/O Signal Description
Signal Name
Interface Signal Type Init Status
Description
IP2Bus_MstRd_clk
IP Read
LocalLink
Intfc.
Input
The clock used to
synchronize the User IP
and the Write LocalLink
interface when an
asynchronous Read
LocalLink interface is
specified via
parameterization. This
input is ignored with a
synchronous Read
LocalLink interface.
Bus2IP_MstRd_sof_n
IP Read
LocalLink
Intfc.
Output
Active low signal
’1’
indicating the Start Of
Frame for the requested
read data packet.
Bus2IP_MstRd_eof_n
IP Read
LocalLink
Intfc.
Output
Active low signal
’1’
indicating the End Of
Frame for the requested
read data packet.
Bus2IP_MstRd_sop_n
IP Read
LocalLink
Intfc.
Output
Active low signal
indicating the Start Of
’1’
Payload for the requested
read data packet. This
signal is not used.
Bus2IP_MstRd_eop_n
IP Read
LocalLink
Intfc.
Output
Active low signal
indicating the End Of
Payload for the requested
read data packet. An EOP
’1’
delimiter is required when
a LocalLink footer is
needed for the SG
operations.This signal is
not used.
Bus2IP_MstRd_rem(0 :
C_REM_WIDTH-1)
IP Read
LocalLink
Intfc.
Output
See Table
Note 2
One, Three, or eight bit
bus indicating the valid
Bytes in the associated
LocalLink data bus
(Bus2IP_MstRd_d). It is
sampled when any of the
LocalLink delimiter signals
are asserted.
Bus2IP_MstRd_d(0 :
C_MPLB_NATIVE_DWIDTH-1)
IP Read
LocalLink
Intfc.
Output
All ’0’
Read LocalLink Data bus.
A data packet is started
with the assertion of the
Bus2IP_MstRd_sof_n and
ended with the assertion
of the
Bus2IP_MstRd_eof_n.
14
www.xilinx.com
DS566 April 24, 2009
Product Specification