DS581 Datasheet, PDF (20/50 Pages) Xilinx, Inc – PLB interface with byte enable support

XPS External Peripheral Controller (EPC) v1.02a
Write recovery time for non-multiplexed case is calculated as, ((max2(max2(C_PRHx_CSN_TH,
C_PRHx_DATA_TH),max2(C_PRHx_ADDR_TH,PRH_Wr_nx))/C_BUS_CLOCK_PERIOD_PS).
where PRH_Wr_nx = (C_PRHx_WR_CYCLE - C_PRHx_WRN_WIDTH).
Read recovery time for non-multiplexed case is calculated as, ((max2(max2(C_PRHx_CSN_TH,
C_PRHx_DATA_TINV),max2(C_PRHx_ADDR_TH,PRH_Rd_nx))/C_BUS_CLOCK_PERIOD_PS)
Write recovery time for multiplexed case is calculated as, ((max2(C_PRHx_CSN_TH,
C_PRHx_DATA_TH),PRH_Wr_nx))/C_BUS_CLOCK_PERIOD_PS) . Where PRH_Wr_nx =
(C_PRHx_WR_CYCLE - C_PRHx_WRN_WIDTH).
Read recovery time for multiplexed case is calculated as, ((max2(C_PRHx_CSN_TH,
C_PRHx_DATA_TINV),PRH_Rd_nx))/C_BUS_CLOCK_PERIOD_PS). Where PRH_Rd_nx =
(C_PRHx_RD_CYCLE - C_PRHx_RDN_WIDTH).
Device Ready signal time - This parameter is calculated as,
(C_PRHx_RDY_TOUT/C_BUS_CLOCK_PERIOD_PS) .
Maximum time for Device Ready signal to be active - This parameter is calculated as,
(C_PRHx_RDY_WIDTH/C_BUS_CLOCK_PERIOD_PS) .
Some of the above calculations are repeated for different use for internal purpose. Please note that there
are some dummy states included in between the states to meet the design requirements. The user shall
make sure that these timing parameter value calculations will not exceed the maximum time of 128
clock cycles (which is PLB limitation).
Following Table 4 indicates the ranges for the above mentioned parameters.
Table 4: Example of Timing Ranges for XPS EPC IP Core in Asynchronous Mode of Operation
Parameter Name
Timing parameter’s range
C_PRHx_ADDR_TSU
6000 ^{(set 1)}
20000 ^{(set 2)}
40000 ^{(set 3)}
C_PRHx_ADDR_TH
6000
20000
30000
C_PRHx_ADS_WIDTH
10000
20000
40000
C_PRHx_CSN_TSU
6000
20000
40000
C_PRHx_CSN_TH
6000
20000
30000
C_PRHx_WRN_WIDTH
15000
30000
30000
C_PRHx_WR_CYCLE
30000
60000
60000
C_PRHx_DATA_TSU
10000
20000
30000
C_PRHx_DATA_TH
5000
20000
30000
C_PRHx_RDN_WIDTH
15000
30000
30000
C_PRHx_RD_CYCLE
30000
60000
60000
C_PRHx_DATA_TOUT
5000
5000
15000
C_PRHx_DATA_TINV
10000
15000
25000
20
www.xilinx.com
DS581 September 16, 2009
Product Specification