English
Language : 

DS581 Datasheet, PDF (17/50 Pages) Xilinx, Inc – PLB interface with byte enable support
XPS External Peripheral Controller (EPC) v1.02a
Table 3: XPS EPC IP Core Parameter - Port Dependencies (Contd)
Generic
or Port
Name
Affects Depends
Description
P45 PRH_CS_n
The number of chip select signals driven by the
-
G11
PLB external peripheral controller is determined by
the C_NUM_PERIPHERALS parameter
P46 PRH_Addr
The width of the peripheral address bus is
-
G12
determined by the C_PRH_MAX_AWIDTH
parameter
P47 PRH_ADS
PRH_ADS is driven low if the device does not use
-
G25
multiplexed address and data bus i.e.
C_PRHx_BUS_MULTIPLEX = 0
P48 PRH_BE
The number of byte enables for the peripheral data
-
G13
bus is determined by the C_PRH_MAX_DWIDTH
parameter
P49 PHR_RNW
If the device is synchronous i.e. C_PRHx_SYNC =
-
G24
1, then PRH_RNW should be used as the
read/write control signal. For asynchronous mode
of operation, PRH_RNW is driven high
P50 PRH_Rd_n
If the device is asynchronous i.e C_PRHx_SYNC =
-
G24
0, then PRH_Rd_n should be used as the read
strobe. For synchronous mode of operation,
PRH_Rd_n is driven high
P51 PRH_Wr_n
If the device is asynchronous i.e C_PRHx_SYNC =
-
G24
0, then PRH_Wr_n should be used as the write
strobe. For synchronous mode of operation,
PRH_Wr_n is driven high
P52 PRH_Burst
If the device is synchronous with data width
matching enabled i.e. C_PRHx_SYNC = 1 and
C_PRHx_DWIDTH_MATCH = 1, then PRH_Burst
-
G23, G24 will be driven high until all but the last byte of data
is flushed to the device. For asynchronous mode
and synchronous mode with data width match
disabled, PRH_Burst is driven low
P53 PRH_Rdy
The number of device ready inputs decoded by the
-
G11
PLB external peripheral controller is determined by
the C_NUM_PERIPHERALS parameter
P54 PRH_Data_I
The peripheral input data bus width of PLB external
-
G14
peripheral controller is determined by the
C_PRH_MAX_ADWIDTH parameter
P55 PRH_Data_O
The peripheral output data bus width of PLB
-
G14
external peripheral controller is determined by the
C_PRH_MAX_ADWIDTH parameter
P56 PRH_Data_T
The peripheral output data bus 3-state control
-
G14
width of PLB external peripheral controller is
determined by the C_PRH_MAX_ADWIDTH
parameter
DS581 September 16, 2009
www.xilinx.com
17
Product Specification