XC5VLX110T-2FFG1738I Datasheet, PDF (14/91 Pages) Xilinx, Inc – Virtex-5 FPGA Packaging and Pinout Specification

Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Table 27: GTP_DUAL Tile Quiescent Supply Current
Symbol
Description
Typ⁽¹⁾
Max
Units
I_AVTTTXQ
I_AVCCPLLQ
I_AVTTRXQ
Quiescent MGTAVTTTX (transmitter termination) supply current
Quiescent MGTAVCCPLL (PLL) supply current
Quiescent MGTAVTTRX (receiver termination) supply current. Includes
MGTAVTTRXCQ.
8.5
18
mA
8
18
mA
0.1
0.8
mA
I_AVCCQ Quiescent MGTAVCC (analog) supply current
2.5
11
mA
Notes:
1. Typical values are specified at nominal voltage, 25°C.
2. Device powered and unconfigured.
3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER
Analyzer (XPA) tools.
4. GTP_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of
available GTP_DUAL tiles in the target LXT or SXT device.
GTP_DUAL Tile DC Input and Output Levels
Table 28 summarizes the DC output specifications of the GTP_DUAL tiles in Virtex-5 FPGAs. Figure 1 shows the single-
ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.
Consult UG196:Virtex-5 FPGA RocketIO GTP Transceiver User Guide for further details.
Table 28: GTP_DUAL Tile DC Specifications
Symbol
DC Parameter
Conditions
Min
Typ
Max
Units
Differential peak-to-peak input External AC coupled ≤ 3.2 Gb/s
150
DV_PPIN
voltage
External AC coupled > 3.2 Gb/s
180
2000
mV
2000
mV
Absolute input voltage
V_IN
DC coupled
–400
MGTAVTTRX mV
+ 400
up to 1320
V_CMIN
Common mode input voltage DC coupled
MGTAVTTRX = 1.2V
800
mV
DV_PPOUT
Differential peak-to-peak output TXBUFDIFFCTRL = 000,
voltage⁽¹⁾
TX_DIFF_BOOST = ON
1400
mV
V_SEOUT
Single-ended output voltage
swing⁽¹⁾
TXBUFDIFFCTRL = 000,
TX_DIFF_BOOST = ON
700
mV
V_CMOUT
Common mode output voltage Equation based
MGTAVTTTX = 1.2V
1200 – Amplitude/2
mV
R_IN
R_OUT
T_OSKEW
C_EXT
Differential input resistance
Differential output resistance
Transmitter output skew
Recommended external AC coupling capacitor⁽²⁾
90
100
90
100
75
100
120
Ω
120
Ω
15
ps
200
nF
Notes:
1. The output swing and preemphasis levels are programmable using the attributes discussed in UG196:Virtex-5 FPGA RocketIO GTP
Transceiver User Guide and can result in values lower than reported in this table.
2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.
X-Ref Target - Figure 1
+V
P
N
0
Figure 1: Single-Ended Output Voltage Swing
V_SEOUT
ds202_01_051607
DS202 (v5.3) May 5, 2010
www.xilinx.com
Product Specification
14