GC5018_06 Datasheet, PDF (60/134 Pages) Texas Instruments – 8-CHANNEL WIDEBAND RECEIVER

GC5018
8-CHANNEL WIDEBAND RECEIVER
SLWS169A – MAY 2005 – REVISED NOVEMBER 2005
4.4.3 Receive Input Interface Controls
4.4.3.1 SYNC_DDC_CNTR_LSB Register
Register name: SYNC_DDC_CNTR_LSB
BIT 15
0
0
0
BIT 7
0
0
0
Page: 0x1800 Address: 0x00
ddc_counter(15:8)
0
0
0
0
ddc_counter(7:0)
0
0
0
0
www.ti.com
BIT 8
0
BIT 0
0
4.4.3.2 SYNC_DDC_CNTR_MSB
Register name: SYNC_DDC_CNTR_MSB
BIT 15
0
0
0
BIT 7
0
0
0
Page: 0x1800 Address: 0x01
ddc_counter(31:24)
0
0
0
0
ddc_counter(23:16)
0
0
0
0
BIT 8
0
BIT 0
0
ddc_counter(32:0) : 32 bit interval timer common to all DDC sync inputs. This timer may be programmed
to any interval count, and each DDC synchronization input can select this counter as a
source. The value programmed into the counter is: (desired number –1). The counter
increments on each RX clock rising edge.
60
GC5018 GENERAL CONTROL