English
Language : 

GC5018_06 Datasheet, PDF (49/134 Pages) Texas Instruments – 8-CHANNEL WIDEBAND RECEIVER
www.ti.com
Page Register
Contents in Hex
0x00A0
0x00C0
0x00E0
0x0100
0x0120
0x0200
0x0220
0x0240
0x0260
0x0280
0x02A0
0x02C0
0x02E0
0x0300
0x0320
0x0400
0x0420
0x0440
0x0460
0x0480
0x04A0
0x04C0
0x04E0
0x0500
0x0520
0x0600
0x0620
0x0640
0x0660
0x0680
0x06A0
0x06C0
0x06E0
0x0700
0x0720
0x0800
0x0820
0x0840
0x0860
0x0880
0x08A0
0x08C0
0x08E0
Address
Pin a5
0
0
0
0
0
GC5018
8-CHANNEL WIDEBAND RECEIVER
SLWS169A – MAY 2005 – REVISED NOVEMBER 2005
Registers Addressed With 5 Bit Address Space, Pins (a4:a0)
DDC0 CFIR taps 32 through 63 coefficient lsbs (1:0)
DDC0 CFIR taps 0 through 31 coefficient msbs (17:2)
DDC0 CFIR taps 32 through 63 coefficient msbs (17:2)
DDC0 Control Registers 0x00 through 0x1F
DDC0 Control Registers 0x20 through 0x3F
0
DDC1 PFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC1 PFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC1 PFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC1 PFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC1 CFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC1 CFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC1 CFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC1 CFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC1 Control Registers 0x00 through 0x1F
0
DDC1 Control Registers 0x20 through 0x3F
0
DDC2 PFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC2 PFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC2 PFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC2 PFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC2 CFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC2 CFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC2 CFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC2 CFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC2 Control Registers 0x00 through 0x1F
0
DDC2 Control Registers 0x20 through 0x3F
0
DDC3 PFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC3 PFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC3 PFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC3 PFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC3 CFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC3 CFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC3 CFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC3 CFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC3 Control Registers 0x00 through 0x1F
0
DDC3 Control Registers 0x20 through 0x3F
0
DDC4 PFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC4 PFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC4 PFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC4 PFIR taps 32 through 63 coefficient msbs (17:2)
0
DDC4 CFIR taps 0 through 31 coefficient lsbs (1:0)
0
DDC4 CFIR taps 32 through 63 coefficient lsbs (1:0)
0
DDC4 CFIR taps 0 through 31 coefficient msbs (17:2)
0
DDC4 CFIR taps 32 through 63 coefficient msbs (17:2)
GC5018 GENERAL CONTROL
49