|
HD64F36024FX Datasheet, PDF (48/386 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
|
◁ |
Section 2 CPU
Symbol
Description
:3/:8/:16/:24
3-, 8-, 16-, or 24-bit length
Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0
to R7, E0 to E7), and 32-bit registers/address registers (ER0 to ER7).
Table 2.2 Data Transfer Instructions
Instruction Size* Function
MOV
B/W/L
(EAs) â Rd, Rs â (EAd)
Moves data between two general registers or between a general register
and memory, or moves immediate data to a general register.
MOVFPE
B
(EAs) â Rd, Cannot be used in this LSI.
MOVTPE
B
Rs â (EAs) Cannot be used in this LSI.
POP
W/L
@SP+ â Rn
Pops a general register from the stack. POP.W Rn is identical to
MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH
W/L
Rn â @âSP
Pushes a general register onto the stack. PUSH.W Rn is identical to
MOV.W Rn, @âSP. PUSH.L ERn is identical to MOV.L ERn, @âSP.
Note:
* Refers to the operand size.
B: Byte
W: Word
L: Longword
Rev. 4.00 Sep. 23, 2005 Page 20 of 354
REJ09B0025-0400
|
▷ |