MC68HC908GP32 Datasheet, PDF (83/410 Pages) Motorola, Inc – M68HC08 Family of 8-bit microcontroller units (MCUs)

4.4.2.6 TIM2
4.4.2.7 SPI
Freescale Semiconductor, Inc.
Resets and Interrupts
Interrupts
TIM2 CPU interrupt sources:
• TIM2 overflow flag (TOF) — The TOF bit is set when the TIM2
counter reaches the modulo value programmed in the TIM2
counter modulo registers. The TIM2 overflow interrupt enable bit,
TOIE, enables TIM2 overflow CPU interrupt requests. TOF and
TOIE are in the TIM2 status and control register.
• TIM2 channel flags (CH1F–CH0F) — The CHxF bit is set when an
input capture or output compare occurs on channel x.
The channel x interrupt enable bit, CHxIE, enables channel x
TIM2 CPU interrupt requests. CHxF and CHxIE are in the TIM2
channel x status and control register.
SPI CPU interrupt sources:
• SPI receiver full bit (SPRF) — The SPRF bit is set every time a
byte transfers from the shift register to the receive data register.
The SPI receiver interrupt enable bit, SPRIE, enables SPRF CPU
interrupt requests. SPRF is in the SPI status and control register
and SPRIE is in the SPI control register.
• SPI transmitter empty (SPTE) — The SPTE bit is set every time a
byte transfers from the transmit data register to the shift register.
The SPI transmit interrupt enable bit, SPTIE, enables SPTE CPU
interrupt requests. SPTE is in the SPI status and control register
and SPTIE is in the SPI control register.
• Mode fault bit (MODF) — The MODF bit is set in a slave SPI if the
SS pin goes high during a transmission with the mode fault enable
bit (MODFEN) set. In a master SPI, the MODF bit is set if the SS
pin goes low at any time with the MODFEN bit set. The error
interrupt enable bit, ERRIE, enables MODF CPU interrupt
requests. MODF, MODFEN, and ERRIE are in the SPI status and
control register.
MC68HC908GP32•MC68HC08GP32 — Rev. 6
MOTOROLA
Resets and Interrupts
For More Information On This Product,
Go to: www.freescale.com
Technical Data
81