MC68HC908GP32 Datasheet, PDF (233/410 Pages) Motorola, Inc – M68HC08 Family of 8-bit microcontroller units (MCUs)

Freescale Semiconductor, Inc.
Input/Output (I/O) Ports
Port E
16.7.1 Port E Data Register
The port E data register contains a data latch for each of the two port E
pins.
Address: $0008
Bit 7
6
Read: 0
0
Write:
Reset:
Alternate
Function:
5
4
3
2
0
0
0
0
Unaffected by reset
1
Bit 0
PTE1 PTE0
RxD
TxD
= Unimplemented
Figure 16-17. Port E Data Register (PTE)
PTE1 and PTE0 — Port E Data Bits
PTE1 and PTE0 are read/write, software programmable bits. Data
direction of each port E pin is under the control of the corresponding
bit in data direction register E.
NOTE:
Data direction register E (DDRE) does not affect the data direction of
port E pins that are being used by the SCI module. However, the DDRE
bits always determine whether reading port E returns the states of the
latches or the states of the pins. See Table 16-6.
RxD — SCI Receive Data Input
The PTE1/RxD pin is the receive data input for the SCI module. When
the enable SCI bit, ENSCI, is clear, the SCI module is disabled, and
the PTE1/RxD pin is available for general-purpose I/O. See Section
18. Serial Communications Interface Module (SCI).
TxD — SCI Transmit Data Output
The PTE0/TxD pin is the transmit data output for the SCI module.
When the enable SCI bit, ENSCI, is clear, the SCI module is disabled,
and the PTE0/TxD pin is available for general-purpose I/O. See
Section 18. Serial Communications Interface Module (SCI).
MC68HC908GP32•MC68HC08GP32 — Rev. 6
MOTOROLA
Input/Output (I/O) Ports
For More Information On This Product,
Go to: www.freescale.com
Technical Data
231