|
M38203M4 Datasheet, PDF (73/344 Pages) Mitsubishi Electric Semiconductor – 8-BIT SINGLE-CHIP MICROCOMPUTER | |||
|
◁ |
MITSUBISHI MICROCOMPUTERS
3820 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Timing requirements 1 (Extended operating temperature version)
Table 26 Timing requirements 1 (Extended operating temperature version)
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = â40 to 85 °C, unless otherwise noted)
Symbol
Parameter
tw(RESET)
tc(XIN)
twH(XIN)
twL(XIN)
tc(CNTR)
twH(CNTR)
twL(CNTR)
twH(INT)
twL(INT)
tc(SCLK1)
twH(SCLK1)
twL(SCLK1)
tsu(RXDâSCLK1)
th(SCLK1âRXD)
tc(SCLK2)
twH(SCLK2)
twL(SCLK2)
tsu(SIN2âSCLK2)
th(SCLK2âSIN2)
Reset input âLâ pulse width
Main clock input cycle time (XIN input)
Main clock input âHâ pulse width
Main clock input âLâ pulse width
CNTR0, CNTR1 input cycle time
CNTR0, CNTR1 input âHâ pulse width
CNTR0, CNTR1 input âLâ pulse width
INT0 to INT3 input âHâ pulse width
INT0 to INT3 input âLâ pulse width
Serial I/O1 clock input cycle time (Note)
Serial I/O1 clock input âHâ pulse width (Note)
Serial I/O1 clock input âLâ pulse width (Note)
Serial I/O1 input set up time
Serial I/O1 input hold time
Serial I/O2 clock input cycle time
Serial I/O2 clock input âHâ pulse width
Serial I/O2 clock input âLâ pulse width
Serial I/O2 input set up time
Serial I/O2 input hold time
Note: When f(XIN) = 8 MHz and bit 6 of address 001A16 is â1â (clock synchronous).
Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is â0â (UART).
Limits
Unit
Min. Typ. Max.
2
µs
125
ns
45
ns
40
ns
250
ns
105
ns
105
ns
80
ns
80
ns
800
ns
370
ns
370
ns
220
ns
100
ns
1000
ns
400
ns
400
ns
200
ns
200
ns
Timing requirements 2 (Extended operating temperature version)
Table 27 Timing requirements 2 (Extended operating temperature version)
(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = â20 to 85 °C, and VCC = 3.0 to 4.0 V, VSS = 0 V, Ta = â40 to â20 °C, unless otherwise noted)
Symbol
Parameter
Limits
Unit
Min. Typ. Max.
tw(RESET) Reset input âLâ pulse width
2
µs
tc(XIN)
Main clock input cycle time (XIN input)
125
ns
twH(XIN)
Main clock input âHâ pulse width
45
ns
twL(XIN)
Main clock input âLâ pulse width
40
ns
tc(CNTR)
CNTR0, CNTR1 input cycle time
500/
(VCCâ2)
ns
twH(CNTR) CNTR0, CNTR1 input âHâ pulse width
250/
ns
(VCCâ2)â20
twL(CNTR) CNTR0, CNTR1 input âLâ pulse width
250/
ns
(VCCâ2)â20
twH(INT)
INT0 to INT3 input âHâ pulse width
230
ns
twL(INT)
INT0 to INT3 input âLâ pulse width
230
ns
tc(SCLK1)
Serial I/O1 clock input cycle time (Note)
2000
ns
twH(SCLK1) Serial I/O1 clock input âHâ pulse width (Note)
950
ns
twL(SCLK1) Serial I/O1 clock input âLâ pulse width (Note)
950
ns
tsu(RXDâSCLK1) Serial I/O1 input set up time
400
ns
th(SCLK1âRXD) Serial I/O1 input hold time
200
ns
tc(SCLK2)
Serial I/O2 clock input cycle time
2000
ns
twH(SCLK2) Serial I/O2 clock input âHâ pulse width
950
ns
twL(SCLK2) Serial I/O2 clock input âLâ pulse width
950
ns
tsu(SIN2âSCLK2) Serial I/O2 input set up time
400
ns
th(SCLK2âSIN2) Serial I/O2 input hold time
300
ns
Note: When f(XIN) = 2 MHz and bit 6 of address 001A16 is â1â (clock synchronous).
Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is â0â (UART).
3820GROUP USERâS MANUAL
1-57
|
▷ |