English
Language : 

M38203M4 Datasheet, PDF (311/344 Pages) Mitsubishi Electric Semiconductor – 8-BIT SINGLE-CHIP MICROCOMPUTER
APPENDIX
3.3 Control registers
Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0
Interrupt request register 1 (IREQ1) [Address 3C16]
B
Name
0 INT0 interrupt request
bit
1 INT1 interrupt request
bit
2 Serial I/O receive
interrupt request bit
3 Serial I/O transmit
interrupt request bit
4 Timer X interrupt
request bit
5 Timer Y interrupt
request bit
6 Timer 2 interrupt
request bit
7 Timer 3 interrupt
request bit
Functions
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
0 : No interrupt request issued
1 : Interrupt request issued
At reset R W
0
V
0
V
0
V
0
V
0
V
0
V
0
V
0
V
V : “0” is set by software, but not “1.”
Fig. 3.3.18 Structure of interrupt request register 1
Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0
Interrupt request register 2 (IREQ2) [Address 3D16]
B
Name
Functions
At reset R W
0 CNTR0 interrupt
0 : No interrupt request issued
0
V
request bit
1 : Interrupt request issued
1 CNTR1 interrupt
0 : No interrupt request issued
0
V
request bit
1 : Interrupt request issued
2 Timer 1 interrupt
0 : No interrupt request issued
0
V
request bit
1 : Interrupt request issued
3 INT2 interrupt
request bit
0 : No interrupt request issued
0
V
1 : Interrupt request issued
4 INT3 interrupt
request bit
0 : No interrupt request issued
0
V
1 : Interrupt request issued
5 Key input interrupt 0 : No interrupt request issued
0
V
request bit
1 : Interrupt request issued
6 Serial I/O2
0 : No interrupt request issued
0
V
interrupt request bit 1 : Interrupt request issued
7 Nothing is allocated. This bit cannot be written to
and is fixed to “0” at reading.
0 0×
V : “0” can be set by software, but “1” cannot be set.
Fig. 3.3.19 Structure of interrupt request register 2
3820 GROUP USER’S MANUAL
3–27