English
Language : 

PIC24FJ16MC101_12 Datasheet, PDF (4/350 Pages) Microchip Technology – 16-bit Microcontrollers (up to 32 KB Flash and 2 KB SRAM)
PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104
Pin Diagrams (Continued)
28-Pin SPDIP/SOIC/SSOP
= Pins are up to 5V tolerant
MCLR 1
PGED2/AN0/C3INB/C1INA/CTED1/CN2/RA0 2
PGEC2/AN1/C3INA/C1INB/CTED2/CN3/RA1 3
PGED1/AN2/C2INA/C1INC/RP0(1)/CN4/RB0 4
PGEC1/AN3/CVREFIN/CVREFOUT/C2INB/C1IND/RP1(1)/CN5/RB1 5
AN4/C3INC/C2INC/RP2(1)/CN6/RB2 6
AN5/C3IND/C2IND/RP3(1)/CN7/RB3 7
VSS 8
OSCI/CLKI/CN30/RA2 9
OSCO/CLKO/CN29/RA3 10
PGED3/SOSCI/RP4(1)/CN1/RB4 11
PGEC3/SOSCO/T1CK/CN0/RA4 12
VDD 13
FLTB1(2)/ASDA1/RP5(1)/CN27/RB5 14
28 AVDD
27 AVSS
26 PWM1L1/RP15(1)/CN11/RB15
25 PWM1H1/RTCC/RP14(1)/CN12/RB14
24 PWM1L2/RP13(1)/CN13/RB13
23 PWM1H2/RP12(1)/CN14/RB12
22 PWM1L3/RP11(1)/CN15/RB11
21 PWM1H3/RP10(1)/CN16/RB10
20 VCAP
19 VSS
18 SDA1/SDI1/RP9(1)/CN21/RB9
17 SCL1/SDO1/RP8(1)/CN22/RB8
16 SCK1/INT0/RP7(1)/CN23/RB7
15 FLTA1(2)/ASCL1/RP6(1)/CN24/RB6
MCLR 1
PGED2/AN0/C3INB/C1INA/CTED1/CN2/RA0 2
PGEC2/AN1/C3INA/C1INB/CTED2/CN3/RA1 3
PGED1/AN2/C2INA/C1INC/RP0(1)/CN4/RB0 4
PGEC1/AN3/CVREFIN/CVREFOUT/C2INB/C1IND/RP1(1)/CN5/RB1 5
AN4/C3INC/C2INC/RP2(1)/CN6/RB2 6
AN5/C3IND/C2IND/RP3(1)/CN7/RB3 7
VSS 8
OSCI/CLKI/CN30/RA2 9
OSCO/CLKO/CN29/RA3 10
PGED3/SOSCI/AN9/RP4(1)/CN1/RB4 11
PGEC3/SOSCO/AN10/T1CK/CN0/RA4 12
VDD 13
FLTB1(2)/ASDA1/RP5(1)/CN27/RB5 14
28 AVDD
27 AVSS
26 PWM1L1/RP15(1)/CN11/RB15
25 PWM1H1/RTCC/RP14(1)/CN12/RB14
24 PWM1L2/RP13(1)/CN13/RB13
23 PWM1H2/RP12(1)/CN14/RB12
22 PWM1L3/RP11(1)/CN15/RB11
21 PWM1H3/RP10(1)/CN16/RB10
20 VCAP
19 VSS
18 SDA1/RP9(1)/CN21/RB9
17 SCL1/RP8(1)/CN22/RB8
16 INT0/RP7(1)/CN23/RB7
15 FLTA1(2)/ASCL1/RP6(1)/CN24/RB6
Note 1: The RPn pins can be used by any remappable peripheral. See Table 1 for the list of available
peripherals.
2: The PWM Fault pins are enabled and asserted during any reset event. Refer to Section 15.2
“PWM Faults” for more information on the PWM faults.
DS39997C-page 4
Preliminary
© 2011-2012 Microchip Technology Inc.