IA186EM_04 Datasheet, PDF (39/133 Pages) InnovASIC, Inc – 8/16-Bit Microcontrollers

IA186EM/IA188EM
8/16-BIT Microcontrollers
Data Sheet
As of Production Version -03
15 14
DHLT
13 12 11 10 9 8 7 6 5 4 3
Reserved
2
1
0
TMR2 - TMR0
DHLT (bit 15) – DMA Halt. DMA activity is halted when this bit is 1. It is set to 1 automatically
when any non-maskable interrupt occurs and is cleared to 0 when an IRET instruction is executed.
Reserved (bits 14-3)
TMR [2:0] (bit 2-0) – Timer Interrupt Request. A pending interrupt request is indicated by the
respective timer, when any of these bits is 1. (N.B. the TMR bit in the REQST register is a logical OR
of these timer interrupt requests.)
REQST (02eh) – Interrupt REQueST Register.
Master Mode
This is a read-only register and such a read results in the status of the interrupt request bits presented to
the interrupt controller.
The REQST register is undefined on reset.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved
SPI WD I4 I3 I2 I1 IO D1- D0 Res TMR
Reserved (bits 15 – 11)
SPI (bit 10) – Serial Port Interrupt Request. This is the serial port interrupt state and when enabled is
the logical OR of all the serial port 0 interrupt sources: - THRE, RDR, BRKI, FER, PER, and OER.
WD (bit 9) – Watchdog Timer Interrupt Request. This is the watchdog interrupt state and indicates
that an interrupt is pending when it is a 1.
I [4:0] (bits 8 - 4) Interrupt Requests. Setting any of these bits to 1 indicates that the relevant
interrupt has a pending interrupt.
D1-D0 (bit 3:2) DMA Channel Interrupt 6 Request. Setting either bit to 1 indicates that either the
respective DMA channel has a pending interrupt.
Reserved (bit 1)
TMR (bit 0) – Timer Interrupt Request. This is the timer interrupt state and is the logical OR of the
timer interrupt requests. Setting this bit to 1 indicates that the timer control unit has a pending
interrupt.
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel [phone] • Fax [phone] • www.Innovasic.com