|
MC908GR32AVFAE Datasheet, PDF (27/314 Pages) Freescale Semiconductor, Inc – Microcontrollers | |||
|
◁ |
Pin Functions
VREFL is the low reference supply for the ADC, and by default the VSSAD/VREFL pin should be connected
to the same voltage potential as VSS. See Chapter 3 Analog-to-Digital Converter (ADC).
1.5.8 Port A Input/Output (I/O) Pins (PTA7/KBD7/AD15âPTA0/KBD0/AD8)
PTA7âPTA0 are general-purpose, bidirectional I/O port pins. Any or all of the port A pins can be
programmed to serve as keyboard interrupt pins or used as analog-to-digital inputs. PTA7âPTA4 are only
available on the 48-pin LQFP and 64-pin QFP packages. See Chapter 12 Input/Output (I/O) Ports,
Chapter 9 Keyboard Interrupt Module (KBI), and Chapter 3 Analog-to-Digital Converter (ADC).
These port pins also have selectable pullups when configured for input mode. The pullups are disengaged
when configured for output mode. The pullups are selectable on an individual port bit basis.
1.5.9 Port B I/O Pins (PTB7/AD7âPTB0/AD0)
PTB7âPTB0 are general-purpose, bidirectional I/O port pins that can also be used for analog-to-digital
converter (ADC) inputs. PTB7âPTB6 are only available on the 48-pin LQFP and 64-pin QFP packages.
See Chapter 12 Input/Output (I/O) Ports and Chapter 3 Analog-to-Digital Converter (ADC).
1.5.10 Port C I/O Pins (PTC6âPTC0)
PTC6 and PTC5 are general-purpose, bidirectional I/O port pins.
PTC4âPTC0 are general-purpose, bidirectional I/O port pins that contain higher current sink/source
capability. PTC6âPTC2 are only available on the 48-pin LQFP and 64-pin QFP packages. See Chapter
12 Input/Output (I/O) Ports.
These port pins also have selectable pullups when configured for input mode. The pullups are disengaged
when configured for output mode. The pullups are selectable on an individual port bit basis.
1.5.11 Port D I/O Pins (PTD7/T2CH1âPTD0/SS)
PTD7âPTD0 are special-function, bidirectional I/O port pins. PTD3âPTD0 can be programmed to be
serial peripheral interface (SPI) pins, while PTD7âPTD4 can be individually programmed to be timer
interface module (TIM1 and TIM2) pins. PTD0 can be used to output a clock, MCLK. PTD7 is only
available on the 48-pin LQFP and 64-pin QFP packages. See Chapter 17 Timer Interface Module (TIM1),
Chapter 18 Timer Interface Module (TIM2), Chapter 15 Serial Peripheral Interface (SPI) Module, Chapter
12 Input/Output (I/O) Ports, and Chapter 5 Configuration Register (CONFIG).
These port pins also have selectable pullups when configured for input mode. The pullups are disengaged
when configured for output mode. The pullups are selectable on an individual port bit basis.
1.5.12 Port E I/O Pins (PTE5âPTE2, PTE1/RxD, and PTE0/TxD)
PTE5âPTE0 are general-purpose, bidirectional I/O port pins. PTE1 and PTE0 can also be programmed
to be enhanced serial communications interface (ESCI) pins. PTE5âPTE2 are only available on the
48-pin LQFP and 64-pin QFP packages. See Chapter 13 Enhanced Serial Communications Interface
(ESCI) Module and Chapter 12 Input/Output (I/O) Ports.
1.5.13 Port F I/O Pins (PTF7/T2CH5âPTF0)
PTF7âPTF4 are special-function, bidirectional I/O port pins that can be individually programmed to be
timer interface module (TIM2) pins.
MC68HC908GR60A ⢠MC68HC908GR48A ⢠MC68HC908GR32A Data Sheet, Rev. 5
Freescale Semiconductor
27
|
▷ |