English
Language : 

MC68HC08GP32A Datasheet, PDF (104/258 Pages) Freescale Semiconductor, Inc – Microcontrollers
Mask Option Registers (MOR2 and MOR1)
Address:
Read:
$001F
Bit 7
COPRS
6
5
4
3
LVISTOP LVIRSTD LVIPWRD LVI5OR3
2
SSREC
1
STOP
Write:
Reset:
Mask defined
Figure 11-2. Mask Option Register 1 (MOR1)
Bit 0
COPD
COPRS — COP Rate Select Bit
COPRS selects the COP timeout period. See Chapter 5 Computer Operating Properly (COP).
1 = COP timeout period = 213 – 24 CGMXCLK cycles
0 = COP timeout period = 218 – 24 CGMXCLK cycles
LVISTOP — LVI Enable in Stop Mode Bit
When the LVIPWRD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode.
See 9.5.2 Stop Mode.
1 = LVI enabled during stop mode
0 = LVI disabled during stop mode
LVIRSTD — LVI Reset Disable Bit
LVIRSTD disables the reset signal from the LVI module. See Chapter 10 Low-Voltage Inhibit (LVI).
1 = LVI module resets disabled
0 = LVI module resets enabled
LVIPWRD — LVI Power Disable Bit
LVIPWRD disables the LVI module. See Chapter 10 Low-Voltage Inhibit (LVI).
1 = LVI module power disabled
0 = LVI module power enabled
LVI5OR3 — LVI 5-V or 3-V Operating Mode Bit
LVI5OR3 selects the voltage operating mode of the LVI module. See Chapter 10 Low-Voltage Inhibit
(LVI). The voltage mode selected for the LVI should match the operating VDD. See Chapter 20
Electrical Specifications for the LVI’s voltage trip points for each of the modes.
1 = LVI operates in 5-V mode
0 = LVI operates in 3-V mode
SSREC — Short Stop Recovery Bit
SSREC enables the CPU to exit stop mode with a delay of 32 CGMXCLK cycles instead of a
4096-CGMXCLK cycle delay.
1 = Stop mode recovery after 32 CGMXCLK cycles
0 = Stop mode recovery after 4096 CGMXCLKC cycles
NOTE
Exiting stop mode by pulling reset will result in the long stop recovery.
The short stop recovery delay can be enabled when using a crystal and the OSCSTOPENB bit is set.
The short stop recovery delay can be enabled when an external oscillator is used, regardless of the
OSCSTOPENB setting.
The short stop recovery delay must be disabled when the OSCSTOPENB bit is clear and a crystal is
used.
MC68HC08GP32A • MC68HC08GP16A Data Sheet, Rev. 1.0
104
Freescale Semiconductor