English
Language : 

GM82C803CN Datasheet, PDF (67/84 Pages) List of Unclassifed Manufacturers – 2.88 MB FDC/ Dual UARTs with FIFO/PIO(EPP/ ECP)/ IDE Interface/ S-IR/ PnP
GM82C803CN
Table 4-34. Summary of Registers
Register Address
0 DLAB=0 0 DLAB=0 1 DLAB=0 1
2
3
4
5
6
7 0 DLAB=1 1 DLAB=1
Receiver Transmitter
Interrupt FIFO
Bit
No.
Buffer
Register
(Read
Holding
Register
(Write
Interrupt
Enable
Register
Ident
Register
(Read
Control
Register
(Write
Line
Control
Register
Modem
Control
Register
Line
Status
Register
Modem
Status
Register
Scratch
Register
Divisor
Latch
(LS)
Only)
Only)
Only) Only)
Divisor
Latch
(MS)
RBR
THR
IER
IIR FCR LCR MCR LSR MSR SCR DLL
DLM
0
Data Bit 0
(Note 1)
Data Bit 0
Enable
Received
Data
Available
Interrupt
??if
Interrupt
Pending
FIFO
Enable
Word
Length
Select
Bit 0
Data
Terminal
Ready
(DTR)
Data
Ready
(DR)
Delta
Clear
to Send
(DCTS)
Bit 0
1
Data Bit 1
Data Bit 1
Enable
Transmitter
Holding
Register
Empty
Interrupt
ID
Bit (0)
RCVR
FIFO
Reset
Interrupt
Word
Length
Select
Bit 1
Request
to Send
(RTS)
Delta
Overrun Data
Error Set
(OE) Ready
(DDSR)
Bit 1
2
Data Bit 2
Data Bit 2
Enable
Receiver
Line Status
Interrupt
Interrupt
ID
Bit (1)
XMIT
FIFO
Reset
Number
of
Stop Bits
Out 1
Trailing
Parity Edge
Error Ring Bit 2
(PE) Indicator
(TERI)
3
Data Bit 3 Data Bit 3
Enable
Modem
Status
Interrupt
Interrupt
ID
Bit (2)
(Note 2)
DMA
Mode
Select
Parity
Enable
Out 2
Delta
Framing Data
Error Carrier
(FE) Detect
(DDCD)
Bit 3
4 Data Bit 4 Data Bit 4
0
0
Even
Reserved Parity
Select
Loop
Break
Interrupt
(BI)
Clear
to
Send
(CTS)
Bit 4
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 8
Bit 9
Bit 10
Bit 11
Bit 12
5 Data Bit 5 Data Bit 5
0
0
Reserved
Stick
Parity
Trans-
mitter Data
0
Holding Set
Register Ready
Bit 5
Empty (DSR)
(THRE)
Bit 5
Bit 13
6 Data Bit 6 Data Bit 6
0
FIFO3 RCVR
Enabled Trigger
(Note 2) (LSB)
Set
Break
0
Trans-
mitter
Empty
(TEMT)
Ring
Indicator
(RI)
Bit 6
Bit 6
Bit 14
7 Data Bit 7 Data Bit 7
0
FIFO3
Enabled
(Note 2)
RCVR
Trigger
(MSB)
Divisor
Latch
Access
Bit
0
Error in Data
RCVR Carrier
FIFO Detect
(Note 2) (DCD)
Bit 7
Bit 7
Bit 15