CC2510FX Datasheet, PDF (232/253 Pages) List of Unclassifed Manufacturers – True System-on-Chip with Low Power RF Transceiver and 8051 MCU

CC2510Fx / CC2511Fx
0xDF16: BSCFG – Bit Synchronization configuration
Bit Field Name
Reset R/W Description
7:6 BS_PRE_KI[1:0]
5:4 BS_PRE_KP[1:0]
3 BS_POST_KI
2 BS_POST_KP
1:0 BS_LIMIT[1:0]
1 (01)
2 (10)
1
1
0 (00)
R/W The clock recovery feedback loop integral gain to be used before a
sync word is detected (used to correct offsets in data rate):
Setting Clock recovery loop integral gain before sync word
0 (00) K_I
1 (01) 2K_I
2 (10) 3K_I
3 (11) 4K_I
R/W The clock recovery feedback loop proportional gain to be used
before a sync word is detected.
Setting Clock recovery loop proportional gain before sync word
0 (00) K_P
1 (01) 2K_P
2 (10) 3K_P
3 (11) 4K_P
R/W The clock recovery feedback loop integral gain to be used after a
sync word is detected.
Setting Clock recovery loop integral gain after sync word
0
Same as BS_PRE_KI
1
K_I /2
R/W The clock recovery feedback loop proportional gain to be used after
a sync word is detected.
Setting Clock recovery loop proportional gain after sync word
0
Same as BS_PRE_KP
1
K_P
R/W The saturation point for the data rate offset compensation algorithm:
Setting Data rate offset saturation (max data rate difference)
0 (00) ±0 (No data rate offset compensation performed)
1 (01) ±3.125% data rate offset
2 (10) ±6.25% data rate offset
3 (11) ±12.5% data rate offset
CC2510Fx/CC2511Fx PRELIMINARY Data Sheet (Rev. 1.2) SWRS055A Page 232 of
252