English
Language : 

DS80C390_00 Datasheet, PDF (51/155 Pages) Dallas Semiconductor – High-Speed Microcontroller User’s Guide Supplement
Port 3 (P3)
7
SFR B0h P3.7
RD
RW-1
6
P3.6
WR
RW-1
DS80C390 High-Speed Microcontroller User’s Guide Supplement
5
P3.5
T1
RW-1
4
P3.4
T0
RW-1
3
P3.3
INT1
RW-1
2
P3.2
INT0
RW-1
1
P3.1
TXD0
RW-1
0
P3.0
RXD0
RW-1
R=Unrestricted Read, W=Unrestricted Write, -n=Value after Reset
P3.7-0
Bits 7-0
RD
Bit 7
WR
Bit 6
T1
Bit 5
T0
Bit 4
INT1
Bit 3
INT0
Bit 2
TXD0
Bit 1
RXD0
Bit 0
Purpose I/O Port 3. This register functions as a general purpose I/O port. In
addition, all the pins have an alternative function listed below. Each of the
functions is controlled by several other SFRs. The associated Port 1 latch bit must
contain a logic one before the pin can be used in its alternate function capacity.
External Data Memory Read Strobe. This pin provides an active low read
strobe to an external memory device.
External Data Memory Write Strobe. This pin provides an active low write
strobe to an external memory device.
Timer/Counter External Input. A 1 to 0 transition on this pin will increment
Timer 1.
Counter External Input. A 1 to 0 transition on this pin will increment Timer 0.
External Interrupt 1. A falling edge/low level on this pin will cause an external
interrupt 1 if enabled.
External Interrupt 0. A falling edge/low level on this pin will cause an external
interrupt 0 if enabled.
Serial Port 0 Transmit. This pin transmits the serial port 0 data in serial port
modes 1, 2, 3 and emits the synchronizing clock in serial port mode 0.
Serial Port 0 Receive. This pin receives the serial port 0 data in serial port
modes 1, 2, 3 and is a bi-directional data transfer pin in serial port mode 0.
CAN 0 Message Center 6 Control Register (C0M6C)
7
6
5
4
3
SFR B3h MSRDY ETI
ERI INTRQ EXTRQ
RW-0 RW-0 RW-0 RW-0 RC-0
2
MTRQ
R*-0
1
ROW/TIH
R*-0
0
DTUP
R*-0
R=Unrestricted Read, C=Clear Only, *= See description below, -n=Value after Reset
C0M6C
Bits 7-0
Operation of the bits in this register are identical to those found in the CAN 0
Message One Control Register (C0M1C;ABh). Please consult the description
of that register for more information.
51 of 155