DS152 Datasheet, PDF (36/56 Pages) Xilinx, Inc – DC and Switching Characteristics

Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
CLB Switching Characteristics
Table 53: CLB Switching Characteristics
Symbol
Description
Combinatorial Delays
T_ILO
An – Dn LUT address to A
An – Dn LUT address to AMUX/CMUX
An – Dn LUT address to BMUX_A
T_ITO
T_AXA
T_AXB
T_AXC
T_AXD
T_BXB
T_BXD
T_CXB
T_CXD
T_DXD
T_OPCYA
T_OPCYB
T_OPCYC
T_OPCYD
T_AXCY
T_BXCY
T_CXCY
T_DXCY
T_BYP
T_CINA
T_CINB
T_CINC
T_CIND
Sequential Delays
An – Dn inputs to A – D Q outputs
AX inputs to AMUX output
AX inputs to BMUX output
AX inputs to CMUX output
AX inputs to DMUX output
BX inputs to BMUX output
BX inputs to DMUX output
CX inputs to CMUX output
CX inputs to DMUX output
DX inputs to DMUX output
An input to COUT output
Bn input to COUT output
Cn input to COUT output
Dn input to COUT output
AX input to COUT output
BX input to COUT output
CX input to COUT output
DX input to COUT output
CIN input to COUT output
CIN input to AMUX output
CIN input to BMUX output
CIN input to CMUX output
CIN input to DMUX output
T_CKO
Clock to AQ – DQ outputs
T_SHCKO
Clock to AMUX – DMUX outputs
Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK
T_DICK/T_CKDI
A – D input to CLK on A – D Flip Flops
T_{CECK_CLB}/
T_{CKCE_CLB}
T_SRCK/T_CKSR
CE input to CLK on A – D Flip Flops
SR input to CLK on A – D Flip Flops
T_CINCK/T_CKCIN
CIN input to CLK on A – D Flip Flops
Speed Grade
Units
-3
-2
-1
-1L
0.06
0.07
0.07
0.09
ns, Max
0.18
0.20
0.22
0.25
ns, Max
0.28
0.31
0.36
0.40
ns, Max
0.59
0.67
0.79
0.85
ns, Max
0.31
0.35
0.42
0.44
ns, Max
0.35
0.39
0.47
0.50
ns, Max
0.39
0.44
0.52
0.56
ns, Max
0.42
0.47
0.55
0.60
ns, Max
0.30
0.34
0.39
0.44
ns, Max
0.38
0.43
0.50
0.55
ns, Max
0.26
0.29
0.34
0.37
ns, Max
0.30
0.34
0.40
0.44
ns, Max
0.30
0.33
0.38
0.43
ns, Max
0.32
0.36
0.41
0.47
ns, Max
0.32
0.36
0.41
0.47
ns, Max
0.27
0.30
0.34
0.40
ns, Max
0.25
0.28
0.32
0.37
ns, Max
0.25
0.28
0.33
0.36
ns, Max
0.22
0.24
0.28
0.31
ns, Max
0.15
0.17
0.20
0.22
ns, Max
0.14
0.16
0.19
0.21
ns, Max
0.06
0.07
0.08
0.09
ns, Max
0.21
0.24
0.28
0.30
ns, Max
0.23
0.25
0.29
0.31
ns, Max
0.23
0.26
0.30
0.33
ns, Max
0.25
0.29
0.33
0.36
ns, Max
0.29
0.33
0.39
0.44
ns, Max
0.36
0.40
0.47
0.53
ns, Max
0.30/
0.17
0.20/
0.00
0.39/
–0.07
0.16/
0.12
0.36/
0.18
0.25/
0.00
0.44/
–0.07
0.19/
0.14
0.43/
0.20
0.32/
0.00
0.52/
–0.07
0.24/
0.16
0.44/
0.25
0.32/
0.01
0.58/
–0.08
0.23/
0.22
ns, Min
ns, Min
ns, Min
ns, Min
DS152 (v2.10) October18, 2010
www.xilinx.com
Advance Product Specification
36