English
Language : 

DS152 Datasheet, PDF (15/56 Pages) Xilinx, Inc – DC and Switching Characteristics
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
GTH Transceiver Specifications
GTH Transceiver DC Characteristics
Table 25: Absolute Maximum Ratings for GTH Transceivers(1)
Symbol
Description
Min
Max
Units
MGTHAVCC
Analog supply voltage for the GTH transmitter, receiver, and common analog
–0.5
circuits
V
MGTHAVCCRX Analog supply voltage for the GTH receiver circuits and common analog circuits –0.5
V
MGTAVTT
Analog supply voltage for the GTH transmitter termination circuits
–0.5
V
MGTHAVCCPLL Analog supply voltage for the GTH receiver and PLL circuits
–0.5
V
VIN
Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage
–0.5
V
VMGTREFCLK
Reference clock absolute input voltage
–0.5
V
Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.
Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
Table 26: Recommended Operating Conditions for GTH Transceivers (1)(2)
Symbol
Description
Min Typ Max Units
MGTHAVCC
Analog supply voltage for the GTH transmitter, receiver, and common analog 1.075 1.1 1.125 V
circuits
MGTHAVCCRX
Analog supply voltage for the GTH receiver circuits and common analog
circuits
1.075 1.1 1.125 V
MGTHAVTT
Analog supply voltage for the GTH transmitter termination circuits
1.140 1.2 1.26
V
MGTHAVCCPLL Analog supply voltage for the GTH receiver and PLL circuit
1.710 1.8 1.89
V
Notes:
1. Each voltage listed requires the filter circuit described in Virtex-6 FPGA GTH Transceivers User Guide.
2. Voltages are specified for the temperature range of Tj = –40°C to +100°C.
Table 27: GTH Transceiver Power Supply Sequencing (1)(2)
Symbol
Description
Min
THAVCC2HAVCCRX
Maximum time between powering MGTHAVCC to when MGTHAVCCRX
must be powered.
0
THAVCCRX2HAVCCPLL
Minimum time between powering MGTHAVCCRX to when
MGTHAVCCPLL can be powered.
10
THAVCCRX2HAVTT
Minimum time between powering MGTHAVCCRX to when MGTHAVTT
can be powered.
10
Max
200
–
–
Units
µs
µs
µs
Notes:
1. MGTHAVCCRX must be powered simultaneously or within THAVCC2HAVCCRX of MGTHAVCC, but it must not precede MGTHAVCC.
2. MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCCPLL and MGTHAVTT. This minimum time is defined by
THAVCCRX2HAVCCPLL and THAVCCRX2HAVTT.
DS152 (v2.10) October18, 2010
www.xilinx.com
Advance Product Specification
15