English
Language : 

DS152 Datasheet, PDF (31/56 Pages) Xilinx, Inc – DC and Switching Characteristics
Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
Table 47: Output Delay Measurement Methodology (Cont’d)
Description
I/O Standard
Attribute
RREF
( Ω)
HT (HyperTransport), 2.5V
LDT_25
100
LVPECL (Low-Voltage Positive Emitter-Coupled Logic), LVPECL_25
100
2.5V
LVDCI/HSLVDCI, 2.5V
LVDCI_25, HSLVDCI_25
1M
LVDCI/HSLVDCI, 1.8V
LVDCI_18, HSLVDCI_18
1M
LVDCI/HSLVDCI, 1.5V
LVDCI_15, HSLVDCI_15
1M
HSTL (High-Speed Transceiver Logic), Class I & II, with DCI HSTL_I_DCI, HSTL_II_DCI
50
HSTL, Class III, with DCI
HSTL_III_DCI
50
HSTL, Class I & II, 1.8V, with DCI
HSTL_I_DCI_18, HSTL_II_DCI_18 50
HSTL, Class III, 1.8V, with DCI
HSTL_III_DCI_18
50
SSTL (Stub Series Termi.Logic), Class I & II, 1.8V, with DCI SSTL18_I_DCI, SSTL18_II_DCI
50
SSTL, Class I & II, 2.5V, with DCI
SSTL2_I_DCI, SSTL2_II_DCI
50
Notes:
1. CREF is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.
CREF(1)
( pF )
0
0
0
0
0
0
0
0
0
0
0
VMEAS
(V)
0(2)
0(2)
1.25
0.9
0.75
VREF
0.9
VREF
1.1
VREF
VREF
VREF
(V)
0.6
0
0
0
0
0.75
1.5
0.9
1.8
0.9
1.25
Input/Output Logic Switching Characteristics
Table 48: ILOGIC Switching Characteristics
Symbol
Setup/Hold
TICE1CK/TICKCE1
TISRCK/TICKSR
TIDOCK/TIOCKD
TIDOCKD/TIOCKDD
Combinatorial
TIDI
TIDID
Sequential Delays
TIDLO
TIDLOD
TICKQ
TRQ_ILOGIC
TGSRQ_ILOGIC
Set/Reset
TRPW_ILOGIC
Description
-3
CE1 pin Setup/Hold with respect to CLK
SR pin Setup/Hold with respect to CLK
D pin Setup/Hold with respect to CLK without Delay
DDLY pin Setup/Hold with respect to CLK (using IODELAY)
0.21/
0.03
0.66/
–0.08
0.07/
0.41
0.10/
0.32
D pin to O pin propagation delay, no Delay
0.15
DDLY pin to O pin propagation delay (using IODELAY)
0.19
D pin to Q1 pin using flip-flop as a latch without Delay
0.48
DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY) 0.52
CLK to Q outputs
0.54
SR pin to OQ/TQ out
0.85
Global Set/Reset to Q outputs
7.60
Minimum Pulse Width, SR inputs
0.78
Speed Grade
-2
-1
0.25/
0.04
0.78/
–0.08
0.08/
0.46
0.12/
0.36
0.27/
0.04
0.96/
–0.08
0.10/
0.54
0.14/
0.42
0.17 0.20
0.22 0.25
0.54 0.64
0.58 0.68
0.61 0.70
0.97 1.15
7.60 10.51
0.95 1.20
Units
-1L
0.31/ ns
0.05
1.09/ ns
–0.11
0.11/ ns
0.64
0.16/ ns
0.50
0.23
ns
0.28
ns
0.73
ns
0.78
ns
0.93
ns
1.32
ns
10.51 ns
1.30 ns, Min
DS152 (v2.10) October18, 2010
www.xilinx.com
Advance Product Specification
31