DS90UH940-Q1 Datasheet, PDF (40/87 Pages) Texas Instruments – FPD-Link III to CSI-2 Deserializer

DS90UH940-Q1
SNLS478A – NOVEMBER 2014 – REVISED JANUARY 2016
www.ti.com
Device Functional Modes (continued)
Configuration of the device may be done via the MODE_SEL[1:0] input pins, or via the configuration register bits.
A pull-up resistor and a pull-down resistor of suggested values may be used to set the voltage ratio of the
MODE_SEL[1:0] inputs (V_R1) and VDD33 to select one of the other 8 possible selected modes. See Table 8 and
Table 9.
V_DD33
R1
VR1
R2
MODE_SEL[1:0]
Deserializer
Figure 28. MODE_SEL[1:0] Connection Diagram
#
Ideal Ratio
V_R1/VDD33
1
0
2
0.169
3
0.230
4
0.295
5
0.376
6
0.466
7
0.556
8
0.801
Table 8. Configuration Select (MODE_SEL0)
Target V_R1
(V)
0
0.559
0.757
0.974
1.241
1.538
1.835
2.642
Suggested Resistor R1
kΩ (1% tol)
Open
232
107
113
113
107
90.9
45.3
Suggested Resistor R2
kΩ (1% tol)
40.2 or Any
47.5
31.6
47.5
68.1
93.1
113
182
Output
Mode
4 data lanes
1 CSI port active
(determined by
MODE_SEL1 CSI_SEL
bit)
4 data lanes
both CSI ports active
(overrides MODE_SEL1)
2 data lanes
1 CSI port active
(determined by
MODE_SEL1 CSI_SEL
bit)
2 data lanes
both CSI port active
(overrides MODE_SEL1)
RESERVED
RESERVED
RESERVED
RESERVED
#
Ideal Ratio
V_R1/VDD33
1
0
2
0.169
3
0.230
4
0.295
5
0.376
6
0.466
7
0.556
8
0.801
Table 9. Configuration Select (MODE_SEL1)
Target V_R1
(V)
0
0.559
0.757
0.974
1.241
1.538
1.835
2.642
Suggested
Resistor R1 kΩ
(1% tol)
Open
232
107
113
113
107
90.9
45.3
Suggested
Resistor R2 kΩ
(1% tol)
40.2 or Any
47.5
31.6
47.5
68.1
93.1
113
182
CSI_SEL
(CSI PORT)
CSI0
CSI0
CSI0
CSI0
CSI1
CSI1
CSI1
CSI1
High Speed
Back Channel
5 Mbps
5 Mbps
20 Mbps
20 Mbps
5 Mbps
5 Mbps
20 Mbps
20 Mbps
Input
Mode
STP
Coax
STP
Coax
STP
Coax
STP
Coax
40
Submit Documentation Feedback
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH940-Q1