DS90UH940-Q1 Datasheet, PDF (31/87 Pages) Texas Instruments – FPD-Link III to CSI-2 Deserializer

www.ti.com
DESERIALIZER
SS
SPLK
MOSI
D0
D1
D2
D3
DS90UH940-Q1
SNLS478A – NOVEMBER 2014 – REVISED JANUARY 2016
DN
SS
SERIALIZER
SPLK
MOSI
D0
D1
D2
D3
DN
Figure 22. Reverse Channel SPI Write
For Reverse Channel SPI reads, the SPI master must wait for a round-trip response before generating the
sampling edge of the SPI clock. This is similar to operation in Forward channel mode. Note that at most one
data/clock sample will be sent per back channel frame.
DESERIALIZER
SS
SPLK
MOSI
D0
D1
MISO
RD0
RD1
SS
SERIALIZER
SPLK
D0
MOSI
MISO
RD0
RD1
Figure 23. Reverse Channel SPI Read
Copyright © 2014–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH940-Q1
Submit Documentation Feedback
31