DS92LV2421_16 Datasheet, PDF (38/59 Pages) Texas Instruments – 10-MHz to 75-MHz, 24-Bit Channel Link II Serializer And Deserializer

DS92LV2421, DS92LV2422
SNLS321C – MAY 2010 – REVISED MAY 2016
www.ti.com
7.5 Register Maps
ADD
(DEC)
0
1
2
Table 15. SERIALIZER — Serial Bus Control Registers
ADD
(HEX)
REGISTER
NAME
BIT(S)
R/W
7
R/W
6
R/W
5
R/W
4
R/W
0
Serializer
Config 1
3:2 R/W
1
R/W
0
R/W
7
R/W
1
Device ID
6:0 R/W
7:5 R/W
2
De-Emphasis
Control
4
R/W
3:0 R/W
DEFAULT
(BIN)
0
0
0
0
00
0
0
0
1101000
000
0
000
FUNCTION
DESCRIPTION
Reserved Reserved
Reserved Reserved
VODSEL
0: Low
1: High
RFB
0: Data latched on Falling edge of CLKIN
1: Data latched on Rising edge of CLKIN
CONFIG
00: Normal Mode, Control Signal Filter Disabled
01: Normal Mode, Control Signal Filter Enabled
10: DS90UR124, DS99R124Q-Q1 Reverse-
Compatibility Mode (FPD-Link II, GEN2)
11: DS90C124 Reverse-Compatibility Mode (FPD-
Link II, GEN1)
SLEEP
Note – not the same function as PowerDown (PDB)
0: Normal Mode
1: Sleep Mode – Register settings retained.
REG
0: Configurations set from control pins
1: Configuration set from registers (except I²C_ID)
REG ID
0: Address from ID[X] Pin
1: Address from Register
ID[X]
Serial Bus Device ID, Four IDs are:
7b '1101 001 (h'69)
7b '1101 010 (h'6A)
7b '1101 011 (h'6B)
7b '1101 110 (h'6E)
All other addresses are reserved.
De-Emphasis
Setting
000: set by external resistor
001: –1 dB
010: –2 dB
011: –3.3 dB
100: –5 dB
101: –6.7 dB
110: –9 dB
111: –12 dB
De-Emphasis 0: De-emphasis enabled
EN
1: De-emphasis disabled
Reserved Reserved
38
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Product Folder Links: DS92LV2421 DS92LV2422