DS92LV2411_15 Datasheet, PDF (16/54 Pages) Texas Instruments – 5 to 50 MHz 24-Bit Channel Link II Serializer And Deserializer

DS92LV2411, DS92LV2412
SNLS302E – MAY 2010 – REVISED FEBRUARY 2015
www.ti.com
DIN[23:0], _{SYMBOL N}
CI1,CI2,CI3
CLKIN
(RFB = L)
DOUT
(Diff.)
SYMBOL N+1
t_SD
START
BIT
STOP START
BIT BIT
STOP
BIT
SYMBOL N-1
Figure 7. Serializer Latency Delay
SYMBOL N
t_DJIT
t_DJIT
VOD (+)
DOUT
(Diff.)
TxOUT_E_O
0V
t_BIT (1 UI)
VOD (-)
Figure 8. Serializer Output Jitter
CLKIN/
CLKOUT
w/ RFB = L
V_DDIO
GND
DI/DO (odd),
CI2/CO2, CI3/CO3
V_DDIO
GND
DI/DO (even),
CI1/CO1
V_DDIO
GND
Figure 9. Checkerboard Data Pattern
t_CLH
80%
20%
t_CHL
V_DDIO
GND
Figure 10. Deserializer LVCMOS Transition Times
RIN
(Diff.)
CLKOUT
(RFB = L)
DO[23:0],
CO1,CO2,CO3
START
BIT
STOP START
BIT BIT
STOP
BIT
SYMBOL N
SYMBOL N+1
t_DD
SYMBOL N-2
SYMBOL N-1
Figure 11. Deserializer Delay – Latency
SYMBOL N
16
Submit Documentation Feedback
Copyright © 2010–2015, Texas Instruments Incorporated
Product Folder Links: DS92LV2411 DS92LV2412