English
Language : 

PNX1502E Datasheet, PDF (577/819 Pages) NXP Semiconductors – Connected Media Processor
Philips Semiconductors
Volume 1 of 1
PNX15xx Series
Chapter 19: Memory Based Scaler
2.3 Data Processing in MBS
Table 1, Table 2, and Table 3 tabulate the various processing modes and orders in the
MBS.
Table 1: Pipeline Processing (Horizontal First Mode)
Input
IFF1
Horizontal
DFF2
- 4:2:0 input
(semi) planar
- 4:2:2 input
- 4:4:4 input
(8-32 BPP)
- LUT mode
(8/4/2/1 BPP)4
up-sample
to 4:4:4
bypass
- color space conversion
(full matrix plus offset)
or
- scaling only
(6 tap direct or transposed
polyphase)
down-
sample
to 4:2:x
bypass
Vertical
-de-interlacing3
and/or
- scaling (6 tap direct
polyphase)
- scaling only
(4 tap direct polyphase)
and/or
- Anti Flicker (static 4 tap filter)
Output
- 4:2:0 output
(semi) planar
- 4:2:2 output
(packed, semi-
planar, planar)
- 4:4:4 output
(16-32 BPP)
- 4:4:4:4 output
(16-32 BPP)
- 4:4:4:4 input
(16-32 BPP)
- LUT mode
(8/4/2/1 BPP)5
bypass
- scaling only
(3 tap direct polyphase)
bypass
- scaling only
(3 tap direct polyphase)
and/or
- Anti Flicker (static 3 tap filter)
1 Interpolation FIR Filter
2 Decimation FIR Filter
3 VTM (luma and chroma) or 2 field MSA (luma) with or without EDDI (see Table 3 for de-interlacing).
4 Alpha component from LUT is not used.
5 Alpha component from LUT is used.
Table 2: Pipeline Processing (Vertical First Mode)
Input
Vertical
IFF
- 4:2:0 input
- 4:2:2 input
- de-interlacing (see Table 3)
and/or
- scaling
(6 tap direct polyphase)
up-
sample
to 4:4:4
- 4:4:4 input
(8-32 BPP)
- LUT mode
(8/4/2/1 BPP)
- scaling (4 tap direct polyphase)
and/or
- Anti Flicker
(static 4 tap filter)
bypass
- 4:4:4:4 input
(16-32 BPP)
- LUT mode
(8/4/2/1 BPP)
- scaling (3 tap direct polyphase)
and/or
- Anti Flicker
(static 3 tap filter)
bypass
Horizontal
- color space conversion (full
matrix plus offset)
or
- scaling
(6 tap direct or transposed
polyphase)
- scaling
(3 tap direct polyphase)
DFF
Output
down-
sample to
4:2:x
- 4:2:0 output
(2-3 planes)
- 4:2:2 output
(packed, semi-
planar, planar)
bypass
- 4:4:4 output
(16-32 BPP)
- 4:4:4:4 output
(16-32 BPP)
bypass
Table 3: De-Interlacing Mode Maximum Filter Lengths
Input Format
EDDI MSA 2 Field (Y:UV Taps)
4:2:0 or 4:2:2 planar
Yes
6:6
4:2:0 or 4:2:2 semi-planar Yes
6:6
4:2:2 single plane
No
Not supported
1Only supported in Vertical-First mode
MSA 3 Field (Y:UV Taps)
Not supported
6:61
Not supported
Median (Y:UV Taps)
6:6
6:6
6:6
12NC 9397 750 14321
Product data sheet
Rev. 2 — 1 December 2004
© Koninklijke Philips Electronics N.V. 2002-2003-2004. All rights reserved.
19-5