CS4210 Datasheet, PDF (39/102 Pages) National Semiconductor (TI) – IEEE 1394 OHCI Controller

Register Descriptions (Continued)
BAR1+Offset
00h-03h
04h-07h
08h-0Bh
0Ch-0Fh
10h-13h
14h-17h
18h-1Bh
20h-23h
24h-27h
40h-43h
44h-47h
48h-4Bh
4Ch-5Fh
60h-63h
64h-67h
68h-6Bh
6Ch-6Fh
Table 4-4. National Specific Configuration Registers Summary
Width
(Bits)
Access
Name
Reset Value
32
RW
nscControl Register
32
RSCU
nscEvent Set Register
32
RSCU
nscEvent Clear Register
32
RSC
nscEventMask Set Register
32
RSC
nscEventMask Clear Register
32
RU/RW
nscRAMBist Register
32
RW
nscCmcControl Register
32
RW/RU
nscTxThreshold Register
32
RW
nscSubSystem Register
32
RW
nscPhysReadCount Register
32
RW
nscPhysWriteCount Register
32
RW
nscPhysLockCount Register
--
--
Reserved
32
R
nscBusmgrID Register
32
R
nscBandwAvail Register
32
R
nscChanAvailHi Register
32
R
nscChanAvailLo Register
00h
xxh
xxh
xxh
xxh
xxh
00h
01FE01FEh
00h
00h
00h
00h
00h
xxh
xxh
xxh
xxh
Reference
(Page)
Page 91
Page 93
Page 93
Page 94
Page 94
Page 94
Page 94
Page 95
Page 95
Page 95
--
Page 96
Page 96
Page 96
Page 96
Revision 1.0
39
www.national.com