English
Language : 

PIC24FJ128GA310-I Datasheet, PDF (58/406 Pages) Microchip Technology – 64/80/100-Pin, General Purpose, 16-Bit Flash Microcontrollers with LCD Controller and nanoWatt XLP Technology
TABLE 4-23: DMA REGISTER MAP
File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
DMACON 0380 DMAEN
—
—
—
—
—
DMABUF 0382
DMAL
0384
DMAH
0386
DMACH0 0388
—
—
—
—
—
NULLW
DMAINT0 038A DBUFWF —
CHSEL5 CHSEL4 CHSEL3 CHSEL2
DMASRC0 038C
DMADST0 038E
DMACNT0 0390
DMACH1 0392
—
—
—
—
—
NULLW
DMAINT1 0394 DBUFWF —
CHSEL5 CHSEL4 CHSEL3 CHSEL2
DMASRC1 0396
DMADST1 0398
DMACNT1 039A
DMACH2 039C
—
—
—
—
—
NULLW
DMAINT2 039E DBUFWF —
CHSEL5 CHSEL4 CHSEL3 CHSEL2
DMASRC2 03A0
DMADST2 03A2
DMACNT2 03A4
DMACH3 03A6
—
—
—
—
—
NULLW
DMAINT3 03A8 DBUFWF —
CHSEL5 CHSEL4 CHSEL3 CHSEL2
DMASRC3 03AA
DMADST3 03AC
DMACNT3 03AE
DMACH4 03B0
—
—
—
—
—
NULLW
DMAINT4 03B2 DBUFWF —
CHSEL5 CHSEL4 CHSEL3 CHSEL2
DMASRC4 03B4
DMADST4 03B6
DMACNT4 03B8
DMACH5 03BA
—
—
—
—
—
NULLW
DMAINT5 03BC DBUFWF —
—
CHSEL4 CHSEL3 CHSEL2
DMASRC5 03BE
DMADST5 03C0
DMACNT5 03C2
Legend: — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
—
—
—
—
—
—
—
—
DMA Transfer Data Buffer
DMA High Address Limit
DMA Low Address Limit
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 0 Source Address
DMA Channel 0 Destination Address
DMA Channel 0 Transaction Count
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 1 Source Address
DMA Channel 1 Destination Address
DMA Channel 1 Transaction Count
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 2 Source Address
DMA Channel 2 Destination Address
DMA Channel 2 Transaction Count
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 3 Source Address
DMA Channel 3 Destination Address
DMA Channel 3 Transaction Count
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 4 Source Address
DMA Channel 4 Destination Address
DMA Channel 4 Transaction Count
RELOAD CHREQ SAMODE1 SAMODE0 DAMODE1 DAMODE0 TRMODE1 TRMODE0
CHSEL1 CHSEL0 HIGHIF LOWIF DONEIF HALFIF OVRUNIF
—
DMA Channel 5 Source Address
DMA Channel 5 Destination Address
DMA Channel 5 Transaction Count
Bit 1
—
BYTE
—
BYTE
—
BYTE
—
BYTE
—
BYTE
—
BYTE
—
Bit 0
All
Resets
PRSSEL 0000
0000
0000
CHEN
HALFEN
0000
0000
0000
0000
0000
CHEN
HALFEN
0001
0000
0000
0000
0000
CHEN
HALFEN
0001
0000
0000
0000
0000
CHEN
HALFEN
0001
0000
0000
0000
0000
CHEN
HALFEN
0001
0000
0000
0000
0000
CHEN
HALFEN
0001
0000
0000
0000
0000
0001