English
Language : 

PIC24FJ128GA310-I Datasheet, PDF (268/406 Pages) Microchip Technology – 64/80/100-Pin, General Purpose, 16-Bit Flash Microcontrollers with LCD Controller and nanoWatt XLP Technology
PIC24FJ128GA310 FAMILY
REGISTER 21-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER
RW-0
U-0
U-0
U-0
U-0
U-0
U-0
CPEN(1)
—
—
—
—
—
—
bit 15
U-0
—
bit 8
U-0
—
bit 7
U-0
RW-1
RW-1
RW-1
RW-1
RW-0
RW-0
—
BIAS2
BIAS1
BIAS0
MODE13
CKSEL1
CKSEL0
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 15
bit 14-6
bit 5-3
bit 2
bit 1-0
CPEN: 3.6V Charge Pump Enable bit(1)
1 = The regulator generates the highest (3.6V) voltage
0 = Highest voltage in the system is supplied externally (AVDD)
Unimplemented: Read as ‘0’
BIAS<2:0>: Regulator Voltage Output Control bits
111 = 3.60V peak (offset on LCDBIAS0 of 0V)
110 = 3.47V peak (offset on LCDBIAS0 of 0.13V)
101 = 3.34V peak (offset on LCDBIAS0 of 0.26V)
100 = 3.21V peak (offset on LCDBIAS0 of 0.39V)
011 = 3.08V peak (offset on LCDBIAS0 of 0.52V)
010 = 2.95V peak (offset on LCDBIAS0 of 0.65V)
001 = 2.82V peak (offset on LCDBIAS0 of 0.78V)
000 = 2.69V peak (offset on LCDBIAS0 of 0.91V)
MODE13: 1/3 LCD Bias Enable bit
1 = Regulator output supports 1/3 LCD Bias mode
0 = Regulator output supports Static LCD Bias mode
CLKSEL<1:0>: Regulator Clock Select Control bits
11 = LPRC 31 kHz
10 = 8 MHz FRC
01 = SOSC
00 = Disable regulator and float regulator voltage output
Note 1: When using the charge pump, the LCDBIASx pins and the VLCAP1/VLACAP2 pins should be made analog,
and the respective TRIS bits should be set as inputs.
DS39996F-page 268
 2010-2011 Microchip Technology Inc.