|
PIC18F45J10 Datasheet, PDF (319/358 Pages) Microchip Technology – 28/40/44-Pin High-Performance RISC Microcontrollers with nanoWatt Technology | |||
|
◁ |
PIC18F45J10 FAMILY
FIGURE 23-10: EXAMPLE SPI⢠MASTER MODE TIMING (CKE = 0)
SSx
SCKx
(CKP = 0)
SCKx
(CKP = 1)
70
71
72
78
79
SDOx
80
MSb
79
78
bit 6 - - - - - - 1
LSb
75, 76
SDIx
MSb In
bit 6 - - - - 1
74
73
Note: Refer to Figure 23-3 for load conditions.
LSb In
TABLE 23-14: EXAMPLE SPI⢠MODE REQUIREMENTS (MASTER MODE, CKE = 0)
Param
No.
Symbol
Characteristic
Min
Max Units Conditions
70
TSSL2SCH, SSx â to SCKx â or SCKx â Input
TSSL2SCL
TCY
â
71
TSCH
71A
SCKx Input High Time
(Slave mode)
Continuous
Single Byte
1.25 TCY + 30 â
40
â
72
TSCL
72A
SCKx Input Low Time
(Slave mode)
Continuous
Single Byte
1.25 TCY + 30 â
40
â
73
TDIV2SCH, Setup Time of SDIx Data Input to SCKx Edge
TDIV2SCL
100
â
73A TB2B
Last Clock Edge of Byte 1 to the 1st Clock Edge 1.5 TCY + 40 â
of Byte 2
74
TSCH2DIL, Hold Time of SDIx Data Input to SCKx Edge
TSCL2DIL
100
â
75
TDOR
SDOx Data Output Rise Time
â
25
76
TDOF
SDOx Data Output Fall Time
â
25
78
TSCR
SCKx Output Rise Time (Master mode)
â
25
79
TSCF
SCKx Output Fall Time (Master mode)
â
25
80
TSCH2DOV, SDOx Data Output Valid after SCKx Edge
TSCL2DOV
â
50
Note 1: Requires the use of Parameter #73A.
2: Only if Parameter #71A and #72A are used.
ns
ns
ns (Note 1)
ns
ns (Note 1)
ns
ns (Note 2)
ns
ns
ns
ns
ns
ns
© 2007 Microchip Technology Inc.
Preliminary
DS39682C-page 317
|
▷ |