|
IA186EM_11 Datasheet, PDF (72/146 Pages) InnovASIC, Inc – 8-Bit/16-Bit Microcontrollers | |||
|
◁ |
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
Data Sheet
February 25, 2011
Table 34. Upper-Memory Chip Select Register
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 LB2âLB0
Reserved DA 0 Reserved R2 R1âR0
Bit [15]âReserved â Set to 1.
Bits [14â12]âLB2âLB0 Lower Boundary â These bits determine the bottom of the
memory accessed by the ucs_n chip selects. The UMCS Block-Size Programming Values
shown below list the possible block-size configurations (a 512-Kbyte maximum).
UMCS Block-Size Programming Values
Memory Starting
Block Size Address LB2âLB0 Comments
64K
F0000h 111b
Default
128K E0000h 110b
â
256K C0000h 100b
â
512K 80000h 000b
â
Bits [11â8]âReserved.
Bit [7]âDA â Disable Address. When set to 1, the address bus is disabled and the
address is not driven on the address bus when ucs_n is asserted, providing some measure
of power saving. When 0, the address is driven onto the address bus (ad15âad0) during
the address phase of a bus cycle when ucs_n is asserted. This bit is set to 0 at reset.
â If bhe_n/aden_n (IA186EM) is held at 0 during the rising edge of res_n, the address
bus is always driven, regardless of the setting.
Bit [6]âReserved â Set to 0.
Bits [5â3]âReserved â Set to 1.
Bit [2]âR2 Ready Mode â When set to 1, the external ready is ignored. When 0, it is
required. The value of the R1âR0 bits determines the number of wait states inserted.
Bits [1â0]âR1âR0 Wait-State Value â The value of these bits determines the number of
wait states inserted into an access to the lcs_n memory area. This number ranges from 0
to 3 (R1âR0 = 00b to 11b).
5.1.19 SPBAUD (088h)
Serial Port BAUD Rate Divisor Register. The value in this register determines the number of
internal processor cycles in one phase (half-period) of the 32 x serial clock. The contents of
®
IA211050831-19
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 72 of 146
1-888-824-4184
|
▷ |