English
Language : 

IA186EM_11 Datasheet, PDF (118/146 Pages) InnovASIC, Inc – 8-Bit/16-Bit Microcontrollers
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
Table 88. Interrupt Acknowledge Cycle Timing
No. Name
Description
General Timing Requirements
1 tDVCL Data in Setup
2 tCLDX Data in Hold
General Timing Responses
3 tCHSV Status Active Delay
4 tCLSH Status Inactive Delay
7 tCLDV Data Valid Delay
8 tCHDX Status Hold Time
9 tCHLH ale Active Delay
10 tLHLL ale Width
11 tCHLL ale Inactive Delay
12 tAVLL ad Address Valid to ale Low
15 tCLAZ ad Address Float Delay
19 tDXDL den_n Inactive to dt/r_n Low
20 tCVCTV Control Active Delay 1
21 tCVDEX den_n Inactive Delay
22 tCHCTV Control Active Delay 2
23 tLHAV ale High to Address Valid
31 tCVCTX Control Inactive Delay
68 tCHAV clkouta High to a Address Valid
Mina
10
0
0
0
0
0
0
tCLCH-5
0
tCLCH
0
0
0
0
0
7.5
0
0
Maxa
–
–
6
6
12
–
8
–
8
–
12
–
10
9
10
–
10
8
aIn nanoseconds.
Data Sheet
February 25, 2011
®
IA211050831-19
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 118 of 146
1-888-824-4184