DS892 Datasheet, PDF (68/79 Pages) Xilinx, Inc – DC and AC Switching Characteristics

Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics
Integrated Interface Block for Interlaken for the XCKU095
More information and documentation on solutions using the integrated interface block for Interlaken can
be found at UltraScale Interlaken.
Table 80: Maximum Performance for Interlaken Designs
Symbol
Description
F_{RX_SERDES_CLK}
F_{TX_SERDES_CLK}
F_{DRP_CLK}
F_{CORE_CLK}
F_{LBUS_CLK}
Receive serializer/ deserializer clock
Transmit serializer/ deserializer clock
Dynamic reconfiguration port clock
Interlaken core clock
Interlaken local bus clock
Speed Grades and
V_CCINT Operating Voltage
0.95V
-2
-1
195.32
195.32
195.32
195.32
250.00
250.00
Min
Max
Min
Max
300.00 322.27 300.00 322.27
300.00 322.27 300.00 322.27
Units
MHz
MHz
MHz
MHz
MHz
Integrated Interface Block for 100G Ethernet MAC and PCS
for the XCKU095
More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be
found at UltraScale Integrated 100G Ethernet MAC/PCS.
Table 81: Maximum Performance for 100G Ethernet Designs
Symbol
Description
Speed Grades and
V_CCINT Operating Voltage
0.95V
-2
-1
F_{TX_CLK}
F_{RX_CLK}
F_{RX_SERDES_CLK}
F_{DRP_CLK}
Transmit clock
Receive clock
Receive serializer/deserializer clock
Dynamic reconfiguration port clock
322.27
322.27
322.27
250.00
322.27
322.27
322.27
250.00
Units
MHz
MHz
MHz
MHz
DS892 (v1.12) April 1, 2016
Product Specification
www.xilinx.com
Send Feedback
68