English
Language : 

DS580 Datasheet, PDF (11/42 Pages) Xilinx, Inc – Optional MDIO interface for PHY access
LogiCORE IP XPS Ethernet Lite Media Access Controller
Transmit Control Register (Ping)
The Transmit Control Register for ping buffer is an 32-bit read/write register as shown in Figure 8. This register is
used to enable the global interrupt, internal loop back and to initiate transmit transaction. The bit definition and
accessibility of this register is shown in Table 3.
X-Ref Target - Figure 8
Reserved
Interrupt
Enable (I) Status(S)
0
26 27 28 29 30 31
Figure 8: Transmit Control Register
Internal
Loopback
Enable(L)
Program(P)
DS580_08_041910
Table 3: Transmit Control Register Bit Definitions (C_BASEADDR + 0x07FC)
Bit
Name
Access
Reset value
Description
0-26
Reserved
N/A
N/A
Reserved
27
Loop back
Read/Write
Internal Loop back enable bit
‘0’
0 - No internal loop back
1 - Internal loop back enable
28
Interrupt
Enable[1]
Read/Write
Transmit Interrupt Enable bit
‘0’
0 - Disable transmit interrupt
1 - Enable transmit interrupt
29
Reserved
N/A
N/A
Reserved
30
Program
Read/Write
Ethernet Lite MAC address program bit.
‘0’
Setting this bit and Status bit will configure the new
MAC address for the core as described in MAC
Address.
31
Status
Read/Write
Transmit ping buffer status indicator
0 - Transmit ping buffer is ready to accept new frame.
‘0’
1 - Frame transfer is in progress. Setting this bit will
initiate transmit transaction. Once transmit is complete,
Ethernet Lite MAC core clears this bit.
Note:-
1. Internal Loop back is supported only in full duplex operation mode.
Transmit Control Register (Pong)
The Transmit Control Register for pong buffer is an 32-bit read/write register as shown in Figure 9. This register is
used for MAC address programming and to initiate transmit transaction from pong buffer. The bit definition and
accessibility of this register is shown in Table 4.
X-Ref Target - Figure 9
Reserved
Status(S)
0
29 30 31
Figure 9: Transmit Control Register (Pong)
Program(P)
DS580_09_041910
DS580 September 21, 2010
www.xilinx.com
11
Product Specification