HD64F7144FW50V Datasheet, PDF (74/932 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family/SH7144

2. CPU
Addressing
Mode
Immediate
addressing
Instruction
Format
Effective Address Calculation
#imm:8
The 8-bit immediate data (imm) for the TST, AND,
OR, and XOR instructions is zero-extended.
#imm:8
The 8-bit immediate data (imm) for the MOV, ADD,
and CMP/EQ instructions is sign-extended.
#imm:8
The 8-bit immediate data (imm) for the TRAPA
instruction is zero-extended and then quadrupled.
Equation
—
—
—
Rev.4.00 Mar. 27, 2008 Page 28 of 882
REJ09B0108-0400