OXMPCI952 Datasheet, PDF (30/108 Pages) Oxford Semiconductor – Integrated High Performance Dual UARTs, 8-bit Local Bus/Parallel Port. 3.3v PCI/miniPCI interface.

OXFORD SEMICONDUCTOR LTD.
OXmPCI952
Bits Description
Read/Write
EEPROM _PCI
29
Reload configuration from EEPROM. Writing a 1 to this bit re-loads the
-
W
configuration from EEPROM. This bit is self-clearing after EEPROM read
30
EEPROM Overrun Indication (when set).
-
R
In conjunction with Bit 28 (Valid EEPROM) this bit indicates whether a
successful eeprom download had taken place. Successful download will
have EEPROM_VALID = 1 and EEPROM OVERRUN = 0.
31
Reserved.
-
R
Reset
0
0
1
5.4.2 Multi-purpose I/O Configuration register ‘MIC’ (Offset 0x04)
This register configures the operation of the multi-purpose I/O pins ‘MIO[10:0], as well as providing further device controls and
status, as follows.
Bits
Description
1:0
MIO0 Configuration Register (When Device Mode ≠ ‘001’/’101’).
00 -> MIO0 is a non-inverting input pin
01 -> MIO0 is an inverting input pin
10 -> MIO0 is an output pin driving ‘0’
11 -> MIO0 is an output pin driving ‘1’
Read/Write
EEPROM _PCI
W
RW
Reset
00
When Parallel Port is enabled, (Device Mode = ‘001’/’101’), MIO[0] pin is
unused and will remain in forcing output mode.
3:2
MIO1 Configuration Register (When LCC[6:5] = ‘00’).
W
RW
00
00 -> MIO1 is a non-inverting input pin
01 -> MIO1 is an inverting input pin
10 -> MIO1 is an output pin driving ‘0’
11 -> MIO1 is an output pin driving ‘1’
When power-down mode in Function 0 is enabled (LCC[6:5] ≠‘00’), MIO1
pin is unused and will remain in forcing output mode.
5:4
MIO2 Configuration Register (When LCC[7]=’0’).
W
RW
00
00 -> MIO2 is a non-inverting input pin
01 -> MIO2 is an inverting input pin
10 -> MIO2 is output pin driving ‘0’
11 -> MIO2 is output pin driving ‘1’
When LCC[7] is set, the MIO2 pin is re-defined to a PME_Input. Its
polarity will be controlled by MIC[4]. It sets the sticky PME_Status bit in
Function1.
7:6
MIO3 Configuration Register.
W
RW
00
00 -> MIO3 is a non-inverting input pin
01 -> MIO3 is an inverting input pin
10 -> MIO3 is an output pin driving ‘0’
11 -> MIO3 is an output pin driving ‘1’
9:8
MIO4 Configuration Register.
W
RW
00
00 -> MIO4 is a non-inverting input pin
01 -> MIO4 is an inverting input pin
10 -> MIO4 is an output pin driving ‘0’
11 -> MIO4 is an output pin driving ‘1’
DS-0020 Jun 05
Page 30