PIC17C75X Datasheet, PDF (238/320 Pages) Microchip Technology – High-Performance 8-Bit CMOS EPROM Microcontrollers

PIC17C75X
FIGURE 20-10: SPI MASTER MODE TIMING (CKE = 1)
SS
81
SCK
(CKP = 0)
71
72
79
73
SCK
(CKP = 1)
80
78
SDO
MSB
BIT6 - - - - - -1
LSB
75, 76
SDI
MSB IN
BIT6 - - - -1
74
Refer to Figure 20-1 for load conditions.
LSB IN
TABLE 20-10: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)
Param.
No.
Sym
Characteristic
Min
Typ† Max Units Conditions
71
TscH
SCK input high time (slave mode) TCY + 20 * —
—
ns
72
TscL
SCK input low time (slave mode) TCY + 20 * —
—
ns
73
TdiV2scH, Setup time of SDI data input to SCK 100 *
—
—
ns
TdiV2scL
edge
74
TscH2diL, Hold time of SDI data input to SCK
100 *
—
—
ns
TscL2diL
edge
75
TdoR
SDO data output rise time
—
10
25 *
ns
76
TdoF
SDO data output fall time
—
10
25 *
ns
78
TscR
SCK output rise time (master mode)
—
10
25 *
ns
79
TscF
SCK output fall time (master mode)
—
10
25 *
ns
80
TscH2doV, SDO data output valid after SCK
—
—
50 *
ns
TscL2doV edge
81
TdoV2scH, SDO data output setup to SCK
TdoV2scL edge
TCY *
—
—
ns
* Characterized but not tested.
† Data in "Typ" column is at 5V, 25˚C unless otherwise stated. These parameters are for design guidance only and are not
tested.
DS30264A-page 238
Preliminary
© 1997 Microchip Technology Inc.