English
Language : 

PIC17C75X Datasheet, PDF (11/320 Pages) Microchip Technology – High-Performance 8-Bit CMOS EPROM Microcontrollers
PIC17C75X
TABLE 3-1: PINOUT DESCRIPTIONS
Name
DIP
No.
PLCC
No.
TQFP
No.
I/O/P
Type
Buffer
Type
Description
OSC1/CLKIN
47 50 39 I ST Oscillator input in crystal/resonator or RC oscillator mode.
External clock input in external clock mode.
OSC2/CLKOUT 48 51 40 O — Oscillator output. Connects to crystal or resonator in crystal
oscillator mode. In RC oscillator or external clock modes
OSC2 pin outputs CLKOUT which has one fourth the fre-
quency (FOSC/4) of OSC1 and denotes the instruction cycle
rate.
MCLR/VPP
15 16
7 I/P ST Master clear (reset) input or Programming Voltage (VPP)
input. This is the active low reset input to the chip.
PORTA is a bi-directional I/O Port except for RA0 and RA1
which are input only.
RA0/INT
56 60 48 I ST
RA0 can also be selected as an external interrupt
input. Interrupt can be configured to be on positive or
negative edge.
RA1/T0CKI
41 44 33 I ST
RA1 can also be selected as an external interrupt
input, and the interrupt can be configured to be on pos-
itive or negative edge. RA1 can also be selected to be
the clock input to the Timer0 timer/counter.
RA2/SS/SCL
42 45 34 I/O ST
RA2 can also be used as the slave select input for the
SPI or the clock input for the I2C bus.
High voltage, high current, open drain input/output port
pin.
RA3/SDI/SDA
43 46 35 I/O ST
RA3 can also be used as the data input for the SPI or
the data for the I2C bus.
High voltage, high current, open drain input/output port
pin.
RA4/RX1/DT1
40 43 32 I/O † ST
RA4 can also be selected as the USART1 (SCI) Asyn-
chronous Receive or USART1 (SCI) Synchronous
Data.
RA5/TX1/CK1
39 42 31 I/O † ST
RA5 can also be selected as the USART1 (SCI) Asyn-
chronous Transmit or USART1 (SCI) Synchronous
Clock.
PORTB is a bi-directional I/O Port with software config-
urable weak pull-ups.
RB0/CAP1
55 59 47 I/O ST
RB0 can also be the Capture1 input pin.
RB1/CAP2
54 58 46 I/O ST
RB1 can also be the Capture2 input pin.
RB2/PWM1
50 54 42 I/O ST
RB2 can also be the PWM1 output pin.
RB3/PWM2
53 57 45 I/O ST
RB3 can also be the PWM2 output pin.
RB4/TCLK12
52 56 44 I/O ST
RB4 can also be the external clock input to Timer1 and
Timer2.
RB5/TCLK3
51 55 43 I/O ST
RB5 can also be the external clock input to Timer3.
RB6/SCK
44 47 36 I/O ST
RB6 can also be used as the master/slave clock for the
SPI.
RB7/SDO
45 48 37 I/O ST
RB7 can also be used as the data output for the SPI.
Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input;
ST = Schmitt Trigger input.
†
The output is only available by the Peripheral operation.
© 1997 Microchip Technology Inc.
Preliminary
DS30264A-page 11