English
Language : 

PIC16F1847_13 Datasheet, PDF (23/440 Pages) Microchip Technology – 18/20/28-Pin Flash Microcontrollers with XLP Technology
TABLE 3-4: PIC16(L)F1847 MEMORY MAP, BANKS 8-15
BANK 8
BANK 9
BANK 10
BANK 11
400h
401h
402h
403h
404h
405h
406h
407h
408h
409h
40Ah
40Bh
40Ch
40Dh
40Eh
40Fh
410h
411h
412h
413h
414h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
480h
481h
482h
483h
484h
485h
486h
487h
488h
489h
48Ah
48Bh
48Ch
48Dh
48Eh
48Fh
490h
491h
492h
493h
494h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
500h
501h
502h
503h
504h
505h
506h
507h
508h
509h
50Ah
50Bh
50Ch
50Dh
50Eh
50Fh
510h
511h
512h
513h
514h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
580h
581h
582h
583h
584h
585h
586h
587h
588h
589h
58Ah
58Bh
58Ch
58Dh
58Eh
58Fh
590h
591h
592h
593h
594h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
415h
416h
417h
418h
419h
41Ah
41Bh
41Ch
41Dh
41Eh
41Fh
420h
46Fh
470h
TMR4
PR4
T4CON
—
—
—
—
TMR6
PR6
T6CON
—
General
Purpose
Register
80 Bytes
495h
496h
497h
498h
499h
49Ah
49Bh
49Ch
49Dh
49Eh
49Fh
4A0h
4EFh
4F0h
—
—
—
—
—
—
—
—
—
—
—
General
Purpose
Register
80 Bytes
515h
516h
517h
518h
519h
51Ah
51Bh
51Ch
51Dh
51Eh
51Fh
520h
56Fh
570h
—
—
—
—
—
—
—
—
—
—
—
General
Purpose
Register
80 Bytes
595h
596h
597h
598h
599h
59Ah
59Bh
59Ch
59Dh
59Eh
59Fh
5A0h
5EFh
5F0h
—
—
—
—
—
—
—
—
—
—
—
General
Purpose
Register
80 Bytes
Accesses
70h – 7Fh
Accesses
70h – 7Fh
Accesses
70h – 7Fh
Accesses
70h – 7Fh
47Fh
4FFh
57Fh
5FFh
Legend:
= Unimplemented data memory locations, read as ‘0’.
BANK 12
BANK 13
BANK 14
BANK 15
600h
601h
602h
603h
604h
605h
606h
607h
608h
609h
60Ah
60Bh
60Ch
60Dh
60Eh
60Fh
610h
611h
612h
613h
614h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
680h
681h
682h
683h
684h
685h
686h
687h
688h
689h
68Ah
68Bh
68Ch
68Dh
68Eh
68Fh
690h
691h
692h
693h
694h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
700h
701h
702h
703h
704h
705h
706h
707h
708h
709h
70Ah
70Bh
70Ch
70Dh
70Eh
70Fh
710h
711h
712h
713h
714h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
780h
781h
782h
783h
784h
785h
786h
787h
788h
789h
78Ah
78Bh
78Ch
78Dh
78Eh
78Fh
790h
791h
792h
793h
794h
INDF0
INDF1
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
—
—
—
—
—
—
—
—
—
615h
—
695h
616h
—
696h
617h
—
697h
618h
—
698h
619h
—
699h
61Ah
—
69Ah
61Bh
—
69Bh
61Ch
—
69Ch
61Dh
—
69Dh
61Eh
—
69Eh
61Fh
620h
—
General Purpose
Register
48 Bytes
69Fh
6A0h
66Fh
670h
Unimplemented
Read as ‘0’
6EFh
6F0h
—
—
—
—
—
—
—
—
—
—
—
Unimplemented
Read as ‘0’
715h
716h
717h
718h
719h
71Ah
71Bh
71Ch
71Dh
71Eh
71Fh
720h
76Fh
770h
—
—
—
—
—
—
—
—
—
—
—
Unimplemented
Read as ‘0’
795h
796h
797h
798h
799h
79Ah
79Bh
79Ch
79Dh
79Eh
79Fh
7A0h
7EFh
7F0h
—
—
—
—
—
—
—
—
—
—
—
Unimplemented
Read as ‘0’
Accesses
70h – 7Fh
Accesses
70h – 7Fh
Accesses
70h – 7Fh
Accesses
70h – 7Fh
67Fh
6FFh
77Fh
7FFh