 English |
|
|
|
|
|
|
|
| TC1163 Datasheet, PDF (82/134 Pages) Infineon Technologies AG – 32-Bit Single-Chip Microcontroller TriCore | |||
| |||
| ◁ |
TC1163/TC1164
Preliminary
Functional Description
enabled interrupt signal is detected, or when the count value (WDT_SR.WDTTIM)
changes from 7FFFH to 8000H.
3.21
On-Chip Debug Support
Figure 3-14 shows a block diagram of the TC1163/TC1164 OCDS system.
OCDS
L1
BCU
OCDS
L2
PCP
OCDS
L1
SPB
Peripheral
Unit 1
16
OCDS2[15:0]
OCDS
L2
TriCore
OCDS
L1
Watch-
dog
Timer
TDO
TDI
TMS
TCK
TRST
JTAG
Controller
BRKIN
BRKOUT
OSCU
JDI
Debug
I/F
MCBS
Break
Switch
Figure 3-14 OCDS System Block Diagram
The TC1163/TC1164 basically supports two levels of debug operation:
⢠OCDS Level 1 debug support
⢠OCDS Level 2 debug support
SPB
Peripheral
Unit n
DMA
MCB06195
Data Sheet
78
V1.0, 2008-04
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese